

# **AOD7S65/AOI7S65**

650V 7A  $\alpha$  MOS TM Power Transistor

### **General Description**


The AOD7S65 & AOU7S65 & AOI7S65 have been fabricated using the advanced  $\alpha MOS^{TM}$  high voltage process that is designed to deliver high levels of performance and robustness in switching applications. By providing low  $R_{DS(on)},\,Q_g$  and  $E_{OSS}$  along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.

### **Product Summary**

 $\begin{array}{lll} V_{DS} @ T_{j,max} & 750V \\ I_{DM} & 30A \\ R_{DS(ON),max} & 0.65\Omega \\ Q_{g,typ} & 9.2nC \\ E_{oss} @ 400V & 2\mu J \end{array}$ 

100% UIS Tested 100% R<sub>q</sub> Tested





Absolute Maximum	n Ratings T <sub>A</sub> =25°C unles	s otherwise n	oted			
Parameter		Symbol	Maxim	um	Units	
Drain-Source Voltage		V <sub>DS</sub>	650		V	
Gate-Source Voltage		$V_{GS}$	±30		V	
Continuous Drain	T <sub>C</sub> =25°C	I <sub>D</sub>	7	А		
Current	T <sub>C</sub> =100°C		5			
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	30			
Avalanche Current <sup>C</sup>		I <sub>AR</sub>	1.7		Α	
Repetitive avalanche energy <sup>C</sup>		E <sub>AR</sub>	43		mJ	
Single pulsed avalanche energy H		E <sub>AS</sub>	86		mJ	
	T <sub>C</sub> =25°C		89		W	
Power Dissipation <sup>B</sup>		— P <sub>D</sub>	0.7		W/ °C	
MOSFET dv/dt ruggedness		—dv/dt	100		V/ns	
Peak diode recovery dv/dt			20	V/110		
Junction and Storage Temperature Range		$T_J$ , $T_{STG}$	-55 to 150		°C	
Maximum lead temperature for soldering						
purpose, 1/8" from case for 5 seconds K		TL	300		°C	
Thermal Character	istics				·	
Parameter		Symbol	Typical	Maximum	Units	
Maximum Junction-to-Ambient A,D		$R_{\theta JA}$	45	55	°C/W	
Maximum Case-to-sink <sup>A</sup>		$R_{\theta CS}$		0.5	°C/W	
Maximum Junction-to-Case D,F		$R_{\theta JC}$	1.1	1.4	°C/W	



#### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D$ =250 $\mu$ A, $V_{GS}$ =0V, $T_J$ =25°C	650	-	-	V
	Drain-Source Breakdown Voltage	$I_D$ =250 $\mu$ A, $V_{GS}$ =0V, $T_J$ =150°C	700	750	-	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS}$ =650V, $V_{GS}$ =0V	-	-	1	μΑ
	Zero Gate Voltage Brain Current	V <sub>DS</sub> =520V, T <sub>J</sub> =150°C	-	10	-	
I <sub>GSS</sub>	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±30V	-	-	±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=5V$ , $I_{D}=250\mu A$	2.6	3.3	4	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS}$ =10V, $I_{D}$ =3.5A, $T_{J}$ =25°C	-	0.54	0.65	Ω
		V <sub>GS</sub> =10V, I <sub>D</sub> =3.5A, T <sub>J</sub> =150°C	-	1.48	1.64	Ω
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =3.5A,V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	-	0.82	-	V
Is	Maximum Body-Diode Continuous Current			-	7	Α
I <sub>SM</sub>	Maximum Body-Diode Pulsed Current <sup>C</sup>			-	30	Α
DYNAMIC	PARAMETERS					
$C_{iss}$	Input Capacitance	V 0V V 400V 5 4MUL	-	434	-	pF
C <sub>oss</sub>	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =100V, f=1MHz	-	30	-	pF
C <sub>o(er)</sub>	Effective output capacitance, energy related <sup>1</sup>	VOO 01/ V 01/ 400/ / 400/	-	23	-	pF
C <sub>o(tr)</sub>	Effective output capacitance, time related <sup>J</sup>	VGS=0V, V <sub>DS</sub> =0 to 480V, f=1MHz	-	80	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	VGS=0V, V <sub>DS</sub> =100V, f=1MHz	-	1	-	pF
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz	-	17.5	-	Ω
SWITCHI	NG PARAMETERS			•	•	
$Q_g$	Total Gate Charge		-	9.2	-	nC
$Q_{gs}$	Gate Source Charge	$V_{GS}$ =10V, $V_{DS}$ =480V, $I_{D}$ =3.5A	-	2.5	-	nC
$Q_{gd}$	Gate Drain Charge	1	-	2.7	-	nC
t <sub>D(on)</sub>	Turn-On DelayTime		-	21	-	ns
t <sub>r</sub>	Turn-On Rise Time	V <sub>GS</sub> =10V, V <sub>DS</sub> =400V, I <sub>D</sub> =3.5A,	-	14	-	ns
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_G=25\Omega$	-	55	-	ns
t <sub>f</sub>	Turn-Off Fall Time	1	-	15	-	ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =3.5A,dl/dt=100A/μs,V <sub>DS</sub> =400V	-	224	-	ns
I <sub>rm</sub>	Peak Reverse Recovery Current	I <sub>F</sub> =3.5A,dl/dt=100A/μs,V <sub>DS</sub> =400V	-	19	-	Α
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =3.5A,dI/dt=100A/μs,V <sub>DS</sub> =400V	-	2.8	-	μС


- A. The value of R  $_{\theta JA}$  is measured with the device in a still air environment with T  $_A$  =25  $^{\circ}$  C.
- B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150° C, Ratings are based on low frequency and duty cycles to keep initial T<sub>1</sub>=25° C.
- D. The  $R_{\text{BJA}}$  is the sum of the thermal impedance from junction to case  $R_{\text{BJC}}$  and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300  $\mu$ s pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J/MAX)</sub>=150° C. The SOA curve provides a single pulse rating.
- G. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.
- H. L=60mH,  $I_{AS}$ =1.7A,  $V_{DD}$ =150V, Starting  $T_J$ =25° C
- I.  $C_{\text{o(er)}}$  is a fixed capacitance that gives the same stored energy as  $C_{\text{oss}}$  while  $V_{\text{DS}}$  is rising from 0 to 80%  $V_{\text{(BR)DSS}}$ . J.  $C_{\text{o(tr)}}$  is a fixed capacitance that gives the same charging time as  $C_{\text{oss}}$  while  $V_{\text{DS}}$  is rising from 0 to 80%  $V_{\text{(BR)DSS}}$ . K. Wave soldering only allowed at leads.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.


AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

Rev1.0: February 2024 www.aosmd.com Page 2 of 7











V<sub>SD</sub> (Volts) Figure 7: Body-Diode Characteristics (Note E)



 ${\bf Q_g}\,({\bf nC})$  Figure 8: Gate-Charge Characteristics



V<sub>DS</sub> (Volts)
Figure 9: Capacitance Characteristics

100

10


0.1


0.01

I<sub>D</sub> (Amps)

R<sub>DS(ON)</sub>

 $T_{J(Max)}$ =150° C  $T_{C}$ =25° C






V<sub>DS</sub> (Volts)
Figure 11: Maximum Forward Biased Safe
Operating Area (Note F)

10


DC

100





Pulse Width (s)
Figure 12: Single Pulse Power Rating Junction-to-Case (Note F)





Pulse Width (s)
Figure 13: Normalized Maximum Transient Thermal Impedance (Note F)





Rev1.0: February 2024 **www.aosmd.com** Page 5 of 7







Figure 16: Single Pulse Power Rating Junction-to-Ambient (Note G)





Pulse Width (s)
Figure 17: Normalized Maximum Transient Thermal Impedance (Note G)

Rev1.0: February 2024 **www.aosmd.com** Page 6 of 7





### Gate Charge Test Circuit & Waveform







### Resistive Switching Test Circuit & Waveforms





### Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





## Diode Recovery Test Circuit & Waveforms

