

AON6292

100V N-Channel MOSFET

General Description


- The AON6292 uses trench MOSFET technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of R_{DS(ON)}, Ciss and Coss. This device is ideal for boost converters and synchronous rectifiers for consumer, telecom, industrial power supplies and LED backlighting.
- RoHS and Halogen-Free Compliant


Product Summary


 $\begin{array}{lll} V_{DS} & 100V \\ I_{D} \; (at \; V_{GS} \! = \! 10V) & 85A \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 10V) & < 6m\Omega \\ R_{DS(ON)} \; (at \; V_{GS} \! = \! 6V) & < 8.5m\Omega \end{array}$

100% UIS Tested 100% R_g Tested









Absolute Maximum Ratings	T _A =25°C unless otherwise noted
--------------------------	---

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	100	V	
Gate-Source Voltage		V _{GS}	±20	V	
Continuous Drain	T _C =25°C		85		
Current ^G	T _C =100°C	I _D	67	A	
Pulsed Drain Current	t ^C	I _{DM}	220		
Continuous Drain	T _A =25°C		24	^	
Current	T _A =70°C	IDSM	20	A	
Avalanche Current ^C	-	I _{AS}	50	Α	
Avalanche energy L=	=0.1mH ^C	E _{AS}	125	mJ	
	T _C =25°C	Б	156	107	
Power Dissipation ^B	T _C =100°C	$-P_{D}$	62.5	W	
	T _A =25°C	Ь	7.3	10/	
Power Dissipation ^A T _A =70°C		P _{DSM}	4.7	W	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	°C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	D	14	17	°C/W	
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	40	55	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.55	0.8	°C/W	



Electrical Characteristics (T_{.1}=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC I	PARAMETERS					
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
I _{DSS} Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	^	
	Zero Gate Voltage Drain Current	T _J =	=55°C		5	μΑ
I_{GSS}	Gate-Body leakage current	$V_{DS}=0V$, $V_{GS}=\pm20V$			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.2	2.8	3.4	V
$I_{D(ON)}$	On state drain current	V_{GS} =10V, V_{DS} =5V	220			Α
		V _{GS} =10V, I _D =20A		4.8	6	mΩ
R _{DS(ON)}	R _{DS(ON)} Static Drain-Source On-Resistance	ű	125°C	8.6	10.8	1115.2
		$V_{GS}=6V$, $I_D=20A$		6	8.5	mΩ
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=20A$		60		S
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.7	1	V
I _S	Maximum Body-Diode Continuous Cur	rent ^G			85	Α
DYNAMIC	CPARAMETERS			-		-
C _{iss}	Input Capacitance			3830		pF
C _{oss}	Output Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz	:	327		pF
C _{rss}	Reverse Transfer Capacitance			16.5		pF
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	0.3	0.65	1.0	Ω
SWITCHI	NG PARAMETERS		•	•	•	
Q _g (10V)	Total Gate Charge			45	63	nC
Q _g (4.5V)	Total Gate Charge	\/ 10\/ \/ F0\/ 20/		15.5	22	nC
Q_{gs}	Gate Source Charge	$V_{GS} = 10V, V_{DS} = 50V, I_{D} = 20A$	`	16		nC
Q_{gd}	Gate Drain Charge			7		nC
t _{D(on)}	Turn-On DelayTime			13		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =50V, R_L =2.5	5Ω,	4		ns
t _{D(off)}	Turn-Off DelayTime	$R_{GEN}=3\Omega$		26		ns
t _f	Turn-Off Fall Time			4.5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=500A/μs		19		ns
Q_{rr}	Body Diode Reverse Recovery Charge	_e I _F =20A, dI/dt=500A/μs		225		nC

A. The value of $R_{\theta,JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_{Δ} =25° C. The Power dissipation P_{DSM} is based on R_{0JA} t ≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on $T_{J(MAX)}=150^{\circ}$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C. Ratings are based on low frequency and duty cycles to keep initial T_J=25° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T₄=25° C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



V_{DS} (Volts) Fig 1: On-Region Characteristics (Note E)



V_{GS}(Volts)
Figure 2: Transfer Characteristics (Note E)



Gate Voltage (Note E)






Figure 4: On-Resistance vs. Junction Temperature (Note E)



V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)

Pulse Width (s)
Figure 10: Single Pulse Power Rating Junction-toCase (Note F)





Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

