

AON6906A

30V Dual Asymmetric N-Channel MOSFET

General Description


The AON6906A is designed to provide a high efficiency synchronous buck power stage with optimal layout and board space utilization.lt includes two specialized MOSFETs in a dual Power DFN5x6A package. The Q1 "High Side" MOSFET is desgined to minimze switching losses. The Q2 "Low Side" MOSFET is desgined for low $R_{\rm DS(ON)}$ to reduce conduction losses.Power losses are minimized due to an extremely low combination of $R_{\rm DS(ON)}$ and Crss.In addition,switching behavior is well controlled with a "Schottky style" soft recovery body diode.

Product Summary

 $\begin{array}{cccc} & & \underline{Q1} & \underline{Q2} \\ V_{DS} & & 30V & 30V \\ I_D \ (at\ V_{GS} = 10V) & & 37A & 48A \\ R_{DS(ON)} \ (at\ V_{GS} = 10V) & & <14.4 m\Omega & <11.7 m\Omega \\ R_{DS(ON)} \ (at\ V_{GS} = 4.5V) & & <21.3 m\Omega & <17.5 m\Omega \end{array}$

100% UIS Tested 100% Rg Tested





Parameter		Symbol	Max Q1	Max Q2	Units	
Drain-Source Voltage		V_{DS}	30		V	
Gate-Source Voltage	е	V_{GS}	±	20	V	
Continuous Drain	T _C =25°C	1.	37	48		
Current	T _C =100°C	I _D	23	30	Α	
Pulsed Drain Currer	nt ^C	I _{DM}	85	100]	
Continuous Drain Current	T _A =25°C		9.1	10	А	
	T _A =70°C	IDSM	7.2	8.1		
Avalanche Current ^C		I _{AS} , I _{AR}	21	23	Α	
Avalanche Energy L=0.1mH ^C		E _{AS} , E _{AR}	22	26	mJ	
	T _C =25°C	$-P_{D}$	31	45	14/	
Power Dissipation B	T _C =100°C		12.5	18	W	
	T _A =25°C	В	1.9	2	W	
Power Dissipation A	r Dissipation A T _A =70°C		1.2	1.3]	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to	o 150	°C	

Thermal Characteristics							
Parameter		Symbol	Typ Q1	Typ Q2	Max Q1	Max Q2	Units
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{ heta JA}$	29	27	35	32	°C/W
Maximum Junction-to-Ambient AD	Steady-State	N _θ JA	56	51	67	61	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	3.3	2.3	4	2.8	°C/W



Q1 Electrical Characteristics (T_{.1}=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
STATIC PARAMETERS								
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30			V		
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	μА		
	ū .	T _J =55°C			5	·		
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±20V			100	nA		
$V_{GS(th)}$	Gate Threshold Voltage	V _{DS} =V _{GS} I _D =250μA	1.3	1.8	2.4	V		
$I_{D(ON)}$	On state drain current	V_{GS} =10V, V_{DS} =5V	85			Α		
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =9.1A		12	14.4	mΩ		
		T _J =125°C		17.5	21			
		V_{GS} =4.5V, I_{D} =9.1A		17	21.3	mΩ		
g FS	Forward Transconductance	$V_{DS}=5V$, $I_{D}=9.1A$		30		S		
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.73	1	V		
I _S	Maximum Body-Diode Continuous Curre			33	Α			
	PARAMETERS							
C_{iss}	Input Capacitance		400	510	670	pF		
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =15V, f=1MHz	150	220	310	pF		
C_{rss}	Reverse Transfer Capacitance		13	22	38	pF		
R_g	Gate resistance	$V_{GS}=0V$, $V_{DS}=0V$, $f=1MHz$	0.9	1.8	2.7	Ω		
SWITCHII	NG PARAMETERS							
Q _g (10V)	Total Gate Charge		5.9	7.4	9	nC		
Q _g (4.5V)	Total Gate Charge	\ _10\\ \ _15\\ _0.1\	2.6	3.3	4.0	nC		
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =15V, I_{D} =9.1A	1.2	1.5	1.8	nC		
Q_{gd}	Gate Drain Charge	1	0.8	1.4	2	nC		
t _{D(on)}	Turn-On DelayTime			4.3		ns		
t _r	Turn-On Rise Time	$V_{GS}=10V, V_{DS}=15V, R_{L}=0.75\Omega,$		8		ns		
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		15.8		ns		
t _f	Turn-Off Fall Time			3.4		ns		
t _{rr}	Body Diode Reverse Recovery Time	I _F =9.1A, dI/dt=500A/μs	7.2	9	11	ns		
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =9.1A, dI/dt=500A/μs	11.8	14.7	17.7	nC		

A. The value of $R_{\theta,JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{BJA} and the maximum allowed junction temperature of 150 $^{\circ}$ C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C. Ratings are based on low frequency and duty cycles to keep initial T_J =25° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. The maximum current rating is limited by package.


H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with TA=25° C.




Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Fig 1: On-Region Characteristics (Note E)




V_{GS}(Volts)
Figure 2: Transfer Characteristics (Note E)




I_D (A)
Figure 3: On-Resistance vs. Drain Current and
Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)



V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)




Single Pulse

0.0001

0.01

0.00001

Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

0.01

0.1


0.001

1


10




Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Time in avalanche, $t_{\rm A}$ (s) Figure 12: Single Pulse Avalanche capability (Note C)




T_{CASE} (° C)
Figure 13: Power De-rating (Note F)



T_{CASE} (° C)
Figure 14: Current De-rating (Note F)



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-toAmbient (Note H)



Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Q2 Electrical Characteristics (T_{.1}=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
STATIC PARAMETERS								
BV _{DSS}	Drain-Source Breakdown Voltage	$I_{D}=250\mu A, V_{GS}=0V$	30			V		
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	μА		
		T _J =55°C			5	μΑ		
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±20V			100	nA		
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$	1.3	1.8	2.3	V		
$I_{D(ON)}$	On state drain current	V _{GS} =10V, V _{DS} =5V	100			Α		
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =10A		9.7	11.7	mΩ		
		T _J =125°C		15.1	18.2	1115.2		
		V _{GS} =4.5V, I _D =10A		14	17.5	mΩ		
g FS	Forward Transconductance	$V_{DS}=5V$, $I_{D}=10A$		25		S		
V_{SD}	Diode Forward Voltage	$I_S=1A, V_{GS}=0V$		0.72	1	V		
Is	Maximum Body-Diode Continuous Current				48	Α		
DYNAMIC	PARAMETERS							
C _{iss}	Input Capacitance		450	570	750	pF		
Coss	Output Capacitance	V_{GS} =0V, V_{DS} =15V, f=1MHz	180	260	370	pF		
C _{rss}	Reverse Transfer Capacitance	1	12	20	35	pF		
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz	0.9	1.8	2.7	Ω		
SWITCHII	NG PARAMETERS							
Q _g (10V)	Total Gate Charge		6.5	8.2	10	nC		
Q _g (4.5V)	Total Gate Charge	\/ -10\/ \/ -15\/ -10\	2.8	3.5	4.2	nC		
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =15V, I_{D} =10A	1.2	1.6	2	nC		
Q_{gd}	Gate Drain Charge	1	0.8	1.4	2	nC		
t _{D(on)}	Turn-On DelayTime			4.1		ns		
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =15V, R_L =0.75 Ω ,		7.8		ns		
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		15.2		ns		
t _f	Turn-Off Fall Time	7		3.3		ns		
t _{rr}	Body Diode Reverse Recovery Time	I _F =10A, dI/dt=500A/μs	6.8	8.6	10	ns		
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =10A, dI/dt=500A/μs	11.3	14.1	17	nC		

A. The value of $R_{\theta JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{BJA} and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C. Ratings are based on low frequency and duty cycles to keep initial T_J =25° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case $R_{\theta JC}$ and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=150^{\circ}$ C. The SOA curve provides a single pulse rating. G. The maximum current rating is limited by package.


H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with TA=25° C.




Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{DS} (Volts) Fig 1: On-Region Characteristics (Note E)




V_{GS}(Volts)
Figure 2: Transfer Characteristics (Note E)




I_D (A)
Figure 3: On-Resistance vs. Drain Current and
Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction
Temperature (Note E)



V_{GS} (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)



V_{SD} (Volts) Figure 6: Body-Diode Characteristics (Note E)

10



0.1


0.01

0.00001

Single Pulse

0.0001

Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

0.01


0.001

Р


0.1




Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Time in avalanche, t_A (s) Figure 12: Single Pulse Avalanche capability (Note C)




T_{CASE} (° C)
Figure 13: Power De-rating (Note F)



 T_{CASE} (° C) Figure 14: Current De-rating (Note F)




Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-toAmbient (Note H)




Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

