AIP3D05A060Q4(N)

Dual-In-Line Package Intelligent Power Module

External View



Size: 38 x 24 x 3.6 mm

Green

Features

- UL Recognized
- 3-phase inverter module
- 600V-5A (Trench Shielded Planar Gate IGBT)
- Built-in bootstrap diodes with integrated current-limiting resistor
- Control supply under-voltage lockout protection (UVLO)
- Controllable over-temperature protection (OT)
- Temperature monitoring (V_{OT})
- Short-circuit current protection (C_{SC})
- Controllable fault out signal (V_{CF}) corresponding to SC, UV and OT fault
- Enable input functionality: Low-side IGBTs shut-down
- Input interface: 3 and 5V line, Schmitt trigger receiver circuit (Active high)
- Isolation ratings of 2000Vrms/min

Applications

- AC 100-240Vrms class low power motor drives
- Washing machines, Compressors and Fan Motors

Internal Equivalent Circuit / Pin Configuration



Ordering Information

Part Number	Temperature Range	Package	Terminal type
AIP3D05A060Q4	-40°C to 150°C	IPM-3	Long
AIP3D05A060Q4N	-40°C to 150°C	IPM-3A	Normal

AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Description

Pin Number	Pin Name	Pin Function
1	NC	No Connection
2	$V_{B(U)}$	High-Side Bias Voltage for U-Phase IGBT Driving
3	$V_{B(V)}$	High-Side Bias Voltage for V-Phase IGBT Driving
4	$V_{B(W)}$	High-Side Bias Voltage for W-Phase IGBT Driving
5	$IN_{(UH)}$	Signal Input for High-Side U-Phase
6	$IN_{(VH)}$	Signal Input for High-Side V-Phase
7	$IN_{(WH)}$	Signal Input for High-Side W-Phase
8	V_{DD}	Common Bias Voltage for IC and IGBTs Driving
9	COM	Common Supply Ground
10	$IN_{(UL)}$	Signal Input for Low-Side U-Phase
11	$IN_{(VL)}$	Signal Input for Low-Side V-Phase
12	$IN_{(WL)}$	Signal Input for Low-Side W-Phase
13	OT	Controllable Over Temperature Protection (Connected to V_{DD} for 120°C setup)
14	V_{CF}	Controllable Fault Output
15	C_{SC}	Capacitor (Low-Pass Filter) for Short-circuit Current Detection Input
16	COM	Common Supply Ground
17	V_{OT}	Voltage Output of LVIC Temperature
18	NW	Negative DC-Link Input for W-Phase
19	NV	Negative DC-Link Input for V-Phase
20	NU	Negative DC-Link Input for U-Phase
21	W	Output for W-Phase
22	V	Output for V-Phase
23	U	Output for U-Phase
24	P	Positive DC-Link Input
25	NC	No Connection
26	NC	No Connection

Absolute Maximum Ratings

T_J = 25°C, unless otherwise specified.

Symbol	Parameter	Conditions	Ratings	Units
Inverter				
V_{PN}	Supply Voltage	Applied between P - NU,NV,NW	450	V
$V_{PN(surge)}$	Supply Voltage (surge)	Applied between P - NU,NV,NW	500	V
V_{CES}	Collector-Emitter Voltage		600	V
I_C	Output Phase Current	T_C=25°C, T_J<150°C	5	A
		T_C=80°C, T_J<150°C	3.5	A
$\pm I_{PK}$	Output Peak Phase Current	T_C=25°C, less than 1ms pulse width	10	A
t_{SC}	Short Circuit Withstand Time	V_{PN}≤400V, T_J=150°C, V_{DD}=15V	5	µs
P_C	Collector Dissipation	T_C=25°C, per chip	23	W
T_J	Operating Junction Temperature		-40 to 150	°C
Control (Protection)				
V_{DD}	Control Supply Voltage	Applied between V_{DD}-COM	25	V
V_{DB}	High-Side Control Bias Voltage	Applied between $V_{B(U)}$-U, $V_{B(V)}$-V, $V_{B(W)}$-W	25	V
V_{IN}	Input Voltage	Applied between $IN_{(UH)}$, $IN_{(VH)}$, $IN_{(WH)}$, $IN_{(UL)}$, $IN_{(VL)}$, $IN_{(WL)}$ – COM	V_{DD}+0.3	V
V_{CF}	Fault Output Supply Voltage	Applied between V_{CF}-COM	COM+5.5	V
I_{CF}	Fault Output Current	Sink current at V_{CF} terminal	1	mA
V_{SC}	Current Sensing Input Voltage	Applied between C_{SC}-COM	COM+5.5	V
V_{OT}	Temperature Output	Applied between V_{OT}-COM	COM+5.5	V
Total System				
$V_{PN(PROT)}$	Self Protection Supply Voltage Limit (Short-Circuit Protection Capability)	V_{DD}=13.5-16.5V, Inverter part T_J=150°C, Non-repetitive, less than 2µs	400	V
T_C	Module Case Operation Temperature	Measurement point of T_C is provided in Figure 1	-30 to 125	°C
T_{STG}	Storage Temperature		-40 to 150	°C
V_{ISO}	Isolation Voltage	60Hz, sinusoidal, AC 1min, between connected all pins and heat sink plate	2000	V_{rms}



Figure 1. T_C Measurement Point

Thermal Resistance

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
$R_{th(j-c)Q}$	Junction to Case Thermal Resistance (1)	Inverter IGBT (per 1/6 module)	-	-	5.4	K/W
$R_{th(j-c)F}$		Inverter FWD (per 1/6 module)	-	-	8.0	K/W

Note:

1. For the measurement point of case temperature (T_C), please refer to Figure 1.

Electrical Characteristics

T_J = 25°C, unless otherwise specified.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Units
Inverter							
$V_{CE(SAT)}$	Collector-Emitter Saturation Voltage	V_{DD}=V_{DB}=15V, V_{IN}=5V	I_C=2.5A, T_J=25°C	-	1.20	1.60	V
			I_C=2.5A, T_J=125°C	-	1.25	-	V
V_F	FWD Forward Voltage	V_{IN}=0	I_F=2.5A, T_J=25°C	-	1.45	1.95	V
t_{ON}	Switching Times	V_{PN}=300V, V_{DD}=V_{DB}=15V I_C=3.5A, T_J=25°C, V_{IN}=0V ↔ 5V Inductive load		0.30	0.60	1.10	µs
$t_{C(ON)}$				-	0.1	0.35	µs
t_{OFF}				-	1.1	1.6	µs
$t_{C(OFF)}$				-	0.10	0.30	µs
t_{rr}				-	0.10	-	µs
I_{CES}	Collector-Emitter Leakage Current	V_{CE}=V_{CES}	T_J=25°C	-	-	1	mA
			T_J=125°C	-	-	10	mA
Control (Protection)							
I_{QDD}	Quiescent V_{DD} Supply Current	V_{DD}=15V, $IN_{(UH,VH,WH,UL,VL,WL)}$=0V	V_{DD}-COM	-	-	2.1	mA
I_{QDB}	Quiescent V_{DB} Supply Current	V_{DB}=15V, $IN_{(UH, VH, WH)}$=0V	$V_{B(U)}$-U, $V_{B(V)}$-V, $V_{B(W)}$-W	-	-	0.3	mA
$V_{SC(ref)}$	Short-Circuit Trip Level	V_{DD}=15V (2)		0.455	0.48	0.505	V
UV_{DT}	Supply Circuit Under-Voltage Protection	Trip Level		10.3	11.4	12.5	V
UV_{DR}		Reset Level		10.8	11.9	13.0	V
UV_{DBT}		Trip Level		8.5	9.5	10.5	V
UV_{DBR}		Reset Level		9.5	10.5	11.5	V
V_{OT}	Temperature Output (3)		LVIC Temperature=90°C	2.67	2.77	2.86	V
			LVIC Temperature=25°C	0.8	1.05	1.3	V
OT_T	Over-Temperature Protection (4)	The OT Pin is connected to V_{DD} or open	Trip Level	100	120	140	°C
OT_{HYS}			Hysteresis of Trip Reset	-	30	-	°C

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
Control (Protection)						
V_{CFH}	Fault Output Voltage	V_{SC}=0V, V_{CF} Circuit: 10kΩ to 5V pull-up	4.9	-	-	V
V_{CFL}		V_{SC}=1V, V_{CF} Circuit: 10kΩ to 5V pull-up	-	-	0.5	V
V_{CF+}	CF positive going threshold		-	1.9	2.2	V
V_{CF-}	CF negative going threshold		0.8	1.1	-	V
t_{FO}	Fault Output Pulse Width (5)	Pull-up resistor only	20	-	-	µs
		Pull-up resistor with pull-down capacitor (R_{CF}=2.2MΩ, C_{CF}=1nF, 5V pull-up) (Figure 5)	-	1	-	ms
I_{IN}	Input Current	V_{IN}=5V	-	0.72	-	mA
$V_{th(on)}$	ON Threshold Voltage	Applied between $IN_{(UH)}$, $IN_{(VH)}$, $IN_{(WH)}$, $IN_{(UL)}$, $IN_{(VL)}$, $IN_{(WL)}$-COM		2.3	2.6	V
$V_{th(off)}$	OFF Threshold Voltage		0.8	1.2		V
$V_{th(hys)}$	ON/OFF Threshold Hysteresis Voltage		-	1.1	-	V
$V_{F(BSD)}$	Bootstrap Diode Forward Voltage	I_F=10mA Including Voltage Drop by Limiting Resistor (6)	0.5	1.0	1.5	V
R_{BSD}	Built-in Limiting Resistance	Included in Bootstrap Diode	80	100	120	Ω

Notes:

2. Short-circuit protection works only for low sides.
3. When temperature exceeds the protective level that the user defined, the controller (MCU) should stop the IPM. Temperature of LVIC vs. V_{OT} output characteristics is described in Figure 3.
4. When the LVIC temperature exceeds OT Trip temperature level (OT_T), OT protection is triggered and fault outputs. OT Trip level can be adjusted by pull-down resistors values as shown in the table below.

OT Pin	OT_T [°C]
10kΩ	Disable
100kΩ	130
400kΩ	110
V_{DD} or Open	120

5. Fault signal (F_O) outputs when SC, UV or OT protection is triggered. F_O pulse width is different for each protection mode. At SC failure, F_O pulse width is fixed (minimum 20µs) or controlled by RC network (see Figure 5), but at UV or OT failure, F_O outputs continuously until recovering from UV or OT state.
6. The characteristics of bootstrap diodes are shown in Figure 2.



Figure 2. Built-in Bootstrap Diode V_F-I_F Characteristic (T_C=25°C)



Figure 3. Temperature of LVIC vs. V_{OT} Output Characteristics



(1) In the case of using V_{OT} with low voltage controller like 3.3V MCU, V_{OT} output might exceed control supply voltage 3.3V when temperature rises excessively. If system uses low voltage controller, it is recommended to insert a clamp diode between control supply of the controller and V_{OT} output for preventing over voltage destruction.

(2) When V_{OT} is connected to MCU, to use RC (R_{OT}=2kΩ, C_{OT}=10nF) filter is recommended.

(3) In the case of not using V_{OT}, leave V_{OT} output NC (No connection).

Figure 4. Interface Circuit at Pin V_{OT}



(1) The V_{CF} pin combines three functions in one pin: Fixed fault out, Controllable fault out pulse width based on RC network, and Enable input.

(2) The V_{CF} pin provides an enable functionality that allows it to shut down the all low-side IGBTs. When the V_{CF} pin is in the high state the IPM is able to operate normally. If the V_{CF} pin is in a low state, the low-side IGBTs are turned off until the enable condition is restored. In addition, the V_{CF} pin can provide the fault output signal with the fixed or controlled fault out pulse width.

(3) If a pull-up resistor (10kΩ) only is connected to the V_{CF} pin, the fault output pulse width is fixed at minimum 20us.

(4) If a capacitor (C_{CF}) is connected with a pull-up resistor (R_{CF}) together, the fault output pulse width can be controlled according to the resistor and the capacitor values. The length of fault output pulse width is determined by the following formula ;

- $t_{FO} = -(R_{CF}*C_{CF})*\ln(1-V_{CF}+/V_{DD}) + 100ns + 20us(min.)$
- ex) V_{DD}=5V, R_{CF}=2.2MΩ, C_{CF}=1nF, t_{FO}≈1.07ms. Recommended parameters in the design are C_{CF} of ≤ 1nF and R_{CF} of 0.1M to 2.2MΩ.

Figure 5. Interface Circuit at Pin V_{CF}

Mechanical Characteristics and Ratings

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
Mounting Torque	Mounting Screw: M3 (7)		0.59	0.69	0.78	N m
Weight			-	9.12	-	g
Flatness	Refer to Figure 6		-50	-	100	µm

Note:
7. Plain washers (ISO 7089-7094) are recommended.



Figure 6. Flatness Measurement Position

Recommended Operation Conditions

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V_{PN}	Supply Voltage	Applied between P-NU, NV, NW	0	300	400	V
V_{DD}	Control Supply Voltage	Applied between V_{DD}-COM	13.5	15.0	16.5	V
V_{DB}	High-Side Bias Voltage	Applied between $V_{B(U)}$-U, $V_{B(V)}$-V, $V_{B(W)}$-W	13.5	15.0	18.5	V
dV_{DD}/dt, dV_{DB}/dt	Control Supply Variation		-1	-	+1	V/µs
t_{dead}	Arm Shoot-Through Blocking Time	For each input signal	1.5	-	-	µs
f_{PWM}	PWM Input Frequency	-40°C < T_J < 150°C	-	-	20	kHz
$PW_{IN(ON)}$	Minimum Input Pulse Width (8)		0.5	-	-	µs
$PW_{IN(OFF)}$			0.5	-	-	µs
COM	COM Variation	Between COM-NU, NV, NW (including surge)	-5.0	-	5.0	V

Note:
8. IPM may not respond if the input pulse width is less than $PW_{IN(ON)}$, $PW_{IN(OFF)}$.

Time Charts of the IPM Protective Function



(1) Normal operation: IGBT turns on and outputs current.
(2) Short-circuit current detection (SC triggered).
(3) All low-side IGBTs' gates are hard interrupted.
(4) All low-side IGBTs turn OFF.
(5) F_O output time (t_{FO})=minimum 20μs.
(6) Input = "L" : IGBT OFF.
(7) Fault output finishes, but output current will not turn on until next ON signal (L→H).
(8) Normal operation: IGBT turns on and outputs current.

Figure 7. Short-Circuit Protection
(Low-side Operation Only with the External Shunt Resistor and RC Filter)



(1) Control supply voltage V_{DD} exceeds under voltage reset level (UV_{DR}), but IGBT turns on by next ON signal (L→H).
(2) Normal operation: IGBT turns on and outputs current.
(3) V_{DD} level drops to under voltage trip level (UV_{DT}).
(4) All low-side IGBTs turn OFF regardless of control input condition.
(5) F_O output time (t_{FO})=minimum 20μs, and F_O stays low as long as V_{DD} is below UV_{DR}.
(6) V_{DD} level reaches UV_{DR}.
(7) Normal operation: IGBT turns on and outputs current.

Figure 8. Under-Voltage Protection (Low-side, UV_D)



(1) Control supply voltage V_{DB} rises. After the voltage reaches under voltage reset level UV_{DBR}, IGBT turns on by next ON signal (L→H).
(2) Normal operation: IGBT turns on and outputs current.
(3) V_{DB} level drops to under voltage trip level (UV_{DBT}).
(4) All high-side IGBTs turn OFF regardless of control input condition, but there is no F_O signal output.
(5) V_{DB} level reaches UV_{DBR}.
(6) Normal operation: IGBT turns on and outputs current.

Figure 9. Under-Voltage Protection (High-side, UV_{DB})



(1) Normal operation: IGBT turns on and outputs current.
(2) LVIC temperature exceeds over-temperature trip level (OT_T).
(3) All low-side IGBTs turn off regardless of control input condition.
(4) F_O output time (t_{FO})=minimum 20μs, and F_O stays low as long as LVIC temperature is over OT_T.
(5) LVIC temperature drops to over-temperature reset level (OT_T-OT_{HYS}).
(6) Normal operation: IGBT turns on by the next ON signal (L→H).

Figure 10. Over-Temperature Protection (Low-side, Detecting LVIC Temperature)

Example of Application Circuit



Recommended Component Values:

(#1) C1:over 10μF, C2:100nF, D1:24V (#2) R:100Ω, C:1nF (#3) R2:2kΩ, C5:10nF

(#4) R1:1kΩ, C4:2nF (#5) C3:0.1~0.22μF

(1) GND pattern: It is recommended to connect the control GND and power GND at a single point (N1). GND pattern should be separated at the one point of the shunt resistors.

(2) COM pin: It is recommended to only use the (16) COM pin to minimize SC detection noise. Leave pin (9) NC (No Connection).

(3) A Zener diode D1 (24V/1W) is recommended between each pair of control supply pins to prevent surge destruction.

(4) Snubber capacitor: The wiring between the IPM and snubber capacitor (C3) including the shunt resistors should be as short as possible.

(5) C_{SC} pin circuit: C4 should be placed as close to C_{SC} pin and COM (16) pin as possible to prevent protection function errors.

(6) Bootstrap capacitors: It is recommended that all capacitors are mounted as close to the IPM as possible.

(7) Input circuit: The R and C filter circuit should be mounted to reduce input signal noise by high speed switching. C should be placed as close to COM (16) pin as possible.

(8) V_{CF} pin circuit: V_{CF} output is open drain type. The signal line should be pulled up to the positive side of the 5V/3.3V logic power supply with a proper resistor R3. For the detailed design guide, please refer to the Figure 5.



(a) Turn-on Waveform **(b) Turn-off Waveform**

Figure 11. Switching Times Definition

Package Dimensions

IPM-3: Long Terminal Type (with A, A4,E2)
IPM-3A: Normal Terminal Type (with [A],[A4],[E2])





LAND PATTERN RECOMMENDATIONS



SYMBOLS	DIMENSION IN MILLIMETRES			DIMENSION IN INCHS		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	13.600	14.000	14.400	0.535	0.551	0.567
[A]	10.400	10.800	11.200	0.409	0.425	0.441
A1	5.200	5.500	5.800	0.205	0.217	0.228
A2	3.400	3.600	3.800	0.134	0.142	0.150
A3	1.550	1.600	1.650	0.061	0.063	0.065
A4	10.000	10.400	10.800	0.394	0.409	0.425
[A4]	6.800	7.200	7.600	0.268	0.283	0.299
A5	0.400	0.600	0.800	0.016	0.024	0.031
b	0.400	0.500	0.600	0.016	0.020	0.024
b1	0.500	0.600	0.700	0.020	0.024	0.028
c	0.400	0.500	0.600	0.016	0.020	0.024
D	37.700	38.000	38.300	1.484	1.496	1.508
D1	34.800	35.000	35.200	1.370	1.378	1.386
D2	35.260	35.560	35.860	1.388	1.400	1.412
E	23.700	24.000	24.300	0.933	0.945	0.957
E1	11.600	12.000	12.400	0.457	0.472	0.488
E2	29.000	29.400	29.800	1.142	1.157	1.173
[E2]	28.820	29.220	29.620	1.135	1.150	1.166
E3	13.800	14.200	14.600	0.543	0.559	0.575
E4	1.750	2.050	2.350	0.069	0.081	0.093
e	1.578	1.778	1.978	0.062	0.070	0.078
e1	2.340	2.540	2.740	0.092	0.100	0.108
K1	0.620	0.820	1.020	0.024	0.032	0.040
K2	0.370	0.570	0.770	0.015	0.022	0.030
R	1.500	1.600	1.700	0.059	0.063	0.067
R1	0.400REF			0.016REF		
Q	2° - 6°			2° - 6°		

UNIT: mm

LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. AOS does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.