

### General Description

- Low  $R_{DS(ON)}$
- With ESD Protection to improve battery performance and safety
- Common drain configuration for design simplicity
- RoHS and Halogen-Free Compliant



### Applications

- Battery protection switch
- Mobile device battery charging and discharging

### Product Summary

$V_{DS}$	30V
$I_D$ (at $V_{GS}=12V$ )	10A
$R_{DS(ON)}$ (at $V_{GS}=4.5V$ )	< 18m $\Omega$
$R_{DS(ON)}$ (at $V_{GS}=4V$ )	< 19m $\Omega$
$R_{DS(ON)}$ (at $V_{GS}=3.1V$ )	< 21m $\Omega$
$R_{DS(ON)}$ (at $V_{GS}=2.5V$ )	< 26m $\Omega$

Typical ESD protection **HBM Class 3A**



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AON5802BG	DFN 2x5	Tape & Reel	5000

### Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current	$I_D$	$T_A=25^\circ\text{C}$	10
		$T_A=70^\circ\text{C}$	8.0
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	40	A
Power Dissipation <sup>B</sup>	$P_D$	$T_A=25^\circ\text{C}$	3.1
		$T_A=70^\circ\text{C}$	2.0
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	$^\circ\text{C}$

### Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	30	40	$^\circ\text{C/W}$
Maximum Junction-to-Ambient <sup>A,D</sup>		Steady-State	61	75
Maximum Junction-to-case	$R_{\theta JC}$	4.6	6	$^\circ\text{C/W}$


**Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			1 5	μA
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V			±10	μA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	0.5	1	1.5	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =4.5V, I <sub>D</sub> =7A T <sub>J</sub> =125°C	11	14	18	mΩ
		V <sub>GS</sub> =4V, I <sub>D</sub> =5A	11.5	14.5	19	
		V <sub>GS</sub> =3.1V, I <sub>D</sub> =5A	12	15	21	mΩ
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =5A	12.5	17.5	26	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =7A		45		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.7	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current				4	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =15V, f=1MHz		1050		pF
C <sub>oss</sub>	Output Capacitance			90		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			65		pF
R <sub>g</sub>	Gate resistance	f=1MHz		1.4		kΩ
<b>SWITCHING PARAMETERS</b>						
Q <sub>g</sub> (10V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =15V, I <sub>D</sub> =7A		22.5	32	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge			10.5	15	nC
Q <sub>gs</sub>	Gate Source Charge			5		nC
Q <sub>gd</sub>	Gate Drain Charge			4		nC
t <sub>D(on)</sub>	Turn-On DelayTime	V <sub>GS</sub> =10V, V <sub>DS</sub> =15V, R <sub>L</sub> =2.15Ω, R <sub>GEN</sub> =3Ω		230		ns
t <sub>r</sub>	Turn-On Rise Time			290		ns
t <sub>D(off)</sub>	Turn-Off DelayTime			3.2		μs
t <sub>f</sub>	Turn-Off Fall Time			1.5		μs
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =7A, di/dt=500A/μs		8		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =7A, di/dt=500A/μs		10		nC


- A. The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> =25° C. The value in any given application depends on the user's specific board design.
- B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using ≤ 10s junction-to-ambient thermal resistance.
- C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150° C. Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub>=25° C.
- D. The R<sub>θJA</sub> is the sum of the thermal impedance from junction to lead R<sub>θJL</sub> and lead to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN,FUNCTIONS AND RELIABILITY WITHOUT NOTICE.


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




**Figure 1: On-Region Characteristics (Note E)**




**Figure 2: Transfer Characteristics (Note E)**




**Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)**



**Figure 4: On-Resistance vs. Junction Temperature (Note E)**




**Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)**




**Figure 6: Body-Diode Characteristics (Note E)**


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




**Figure 7: Gate-Charge Characteristics**




**Figure 8: Capacitance Characteristics**



**Figure 9: Maximum Forward Biased Safe Operating Area (Note F)**



**Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note F)**



**Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)**

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

