



ALPHA & OMEGA
SEMICONDUCTOR

AON6162

60V N-Channel AlphaSGT™

General Description

- Trench Power AlphaSGT™ technology
- Low $R_{DS(ON)}$
- Low Gate Charge
- RoHS and Halogen-Free Compliant


Product Summary

V_{DS}	60V
I_D (at $V_{GS}=10V$)	100A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 2.1mΩ
$R_{DS(ON)}$ (at $V_{GS}=6V$)	< 2.9mΩ



Applications

- Secondary Synchronous Rectification MOSFET for Server and Telecom

100% UIS Tested
100% R_g Tested



Top View



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AON6162	DFN 5x6	Tape & Reel	3000

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^G	I_D	100	A
$T_C=100^\circ C$		100	
Pulsed Drain Current ^C	I_{DM}	400	A
Continuous Drain Current	I_{DSM}	44.5	A
$T_A=70^\circ C$		35.5	
Avalanche Current ^C	I_{AS}	53	A
Avalanche energy $L=0.3mH$ ^C	E_{AS}	421	mJ
V_{DS} Spike ¹	V_{SPIKE}	72	V
Power Dissipation ^B	P_D	215	W
$T_C=100^\circ C$		86	
Power Dissipation ^A	P_{DSM}	7.3	W
$T_A=70^\circ C$		4.7	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	14	17	°C/W
$t \leq 10s$		40	50	°C/W
Maximum Junction-to-Ambient ^{A,D}	$R_{\theta JC}$	0.43	0.58	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	60			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=60\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			±100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.1	2.6	3.2	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$		1.75	2.1	$\text{m}\Omega$
		$V_{GS}=6\text{V}, I_D=20\text{A}$		2.75	3.3	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		100		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.67	1	V
I_S	Maximum Body-Diode Continuous Current ^G				100	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=30\text{V}, f=1\text{MHz}$		4850		pF
C_{oss}	Output Capacitance			1700		pF
C_{rss}	Reverse Transfer Capacitance			130		pF
R_g	Gate resistance	$f=1\text{MHz}$	0.3	0.7	1.2	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=30\text{V}, I_D=20\text{A}$		70	100	nC
Q_{gs}	Gate Source Charge			21		nC
Q_{gd}	Gate Drain Charge			16		nC
Q_{oss}	Output Charge	$V_{GS}=0\text{V}, V_{DS}=30\text{V}$		84		nC
$t_{D(\text{on})}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=30\text{V}, R_L=1.5\Omega, R_{\text{GEN}}=3\Omega$		16		ns
t_r	Turn-On Rise Time			9		ns
$t_{D(\text{off})}$	Turn-Off DelayTime			36		ns
t_f	Turn-Off Fall Time			11		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		30		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		150		nC

A. The value of R_{iJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{iJA} \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$.

D. The R_{iJA} is the sum of the thermal impedance from junction to case R_{iJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.







H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.






I. The spike duty cycle 5% max, limited by junction temperature $T_{J(\text{MAX})}=125^\circ\text{C}$.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:

http://www.aosmd.com/terms_and_conditions_of_sale

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Maximum Forward Biased Safe Operating Area (Note F)







TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 12: Power De-rating (Note F)

Figure 13: Current De-rating (Note F)

Figure 14: Coss stored Energy

Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)

Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

