



General Description

The AOZ22555QI is a high-efficiency, easy-to-use DC/DC synchronous buck regulator that operates up to 25 V. The device is capable of supplying 15A of continuous output current with an output voltage adjustable down to 0.6 V (±1.0%).

The AOZ22555QI integrates an internal linear regulator to generate 5.3 V VCC from input. If input voltage is lower than 5.3 V, the linear regulator operates at low drop output mode, which allows the VCC voltage is equal to input voltage minus the drop-output voltage of the internal linear regulator.

A proprietary constant on-time PWM control with input feed-forward results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input voltage range. A low 80 ns minimum on-time enables very low output voltages at ultra-high operating frequencies.

Integrated AC ripple injection enables all-ceramic low ESR output filter capacitors and smaller PCB footprint with no external components needed.

Selectable PFM mode optimizes light load efficiency while forced PWM mode maintains constant frequency for lower harmonic noise.

The device features multiple protection functions such as V_{CC} under-voltage lockout, cycle-by-cycle current limit, output over-voltage protection, short-circuit protection, and thermal shutdown.

The AOZ22555QI is available in a 4mm×4mm QFN-23L package and is rated over a -40°C to +85°C ambient temperature range.

Features

- Wide input voltage range
 - 6.5 V to 25 V
- 15A continuous output current
- Output voltage adjustable down to 0.6 V (±1.0%)
- Low RDS(ON) internal NFETs
 - $11 \text{ m}\Omega$ high-side
 - 4 mΩ low-side
- Internal LDO
- Constant On-Time with input feed-forward
- Programmable on-time up to 3.5 µs and down to 80 ns
- Programmable Switching Frequency Range up to 1MHz (For 12_{VIN} to 1_{VOUT})
- Selectable PFM or forced PWM light load operation
- Ceramic capacitor stable
- Remote Sense
- Adjustable current limit setting
- Adjustable soft start
- Power Good output
- Integrated bootstrap diode
- Under-voltage protection and over-voltage protection
- Cycle-by-cycle current limit
- Short-circuit protection
- Thermal shutdown
- Thermally enhanced 23-pin 4mm × 4mm QFN


Applications

- Compact PCs and gaming systems
- Set-top boxes and LCD TVs
- Server & Storage systems
- Datacom and networking
- Embedded computing
- Point-of-load DC/DC converters





Typical Application






Ordering Information

Part Number	······································		Environmental
AOZ22555QI	-40°C to +85°C	23-Pin 4mm × 4mm QFN	Green



AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration



Pin Description

Pin Number	Pin Name	Pin Function						
1	PFM/EN	Multi-function pin. Enable Input and PFM Selection Input. AOZ22555QI is enabled when EN is pulled high. The device shuts down when EN is pulled low. Assert EN to high for power-up after IN are well supplied. Power-off the device by EN off is suggested. Set this pin higher than PFM threshold for PFM operation to improve light load efficiency. Set this pin lower than PFM threshold for forced PWM operation.						
2	ILIM	Current limitation level setting pin. Connect a resister between ILIM and GND to set over current protection level. No capacitor is allowed between ILIM and AGND.						
3	AGND	Analog Ground.						
4	RGND	Differential remote sense negative input.						
5	FB	Feedback (Differential remote sense positive Input). Adjust the output voltage with a resistive voltage-divider between the regulator's output and AGND.						
6	TON	On-Time Setting Input. Connect a resistor between VIN and TON to set the on time.						
7, 8, 9, 22	IN	Supply Input. IN is the regulator input. All IN pins must be connected together.						
10, 11, 16, 17,18	LX	Switching Node.						
12, 13, 14, 15	PGND	Power Ground.						
19	BST	Bootstrap Capacitor Connection. The AOZ22555QI includes an internal bootstrap diode. Connect an external capacitor between BST and LX.						
20	VCC	Internal 5V LDO output. Supply for analog functions. Bypass VCC to AGND with a $4.7\mu F{\sim}10\mu F$ ceramic capacitor. Place the capacitor close to VCC pin.						
21	SS	Soft-Start Time Setting Pin. Connect a capacitor between SS and AGND to set the soft-start time.						
23 PGOOD		Power Good Signal Output. PGOOD is an open-drain output used to indicate the status of the output voltage. It is internally pulled low when the output voltage is 15% lower than the nominal regulation voltage for or 20% higher than the nominal regulation voltage. PGOOD is pulled low during soft-start and shut down.						



Absolute Maximum Ratings⁽¹⁾

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
IN, TON to AGND	-0.3V to 30V
LX to AGND ⁽⁴⁾	-1V to 30V
BST to AGND	-0.3V to 36V
PGND to AGND	-0.3V to +0.3V
Other Pins to AGND	-0.3V to 6V
Junction Temperature (T _J)	+150°C
Storage Temperature (T _S)	-65°C to +150°C
ESD Rating-HBM ⁽³⁾	2kV

Notes:

- 1. Exceeding the Absolute Maximum ratings may damage the device.
- 2. The device is not guaranteed to operate beyond the Maximum Operating ratings.
- 3. Devices are inherently ESD sensitive, handling precautions are required. Human body model rating: $1.5K\Omega$ in series with 100pF.
- 4. LX to PGND Transient (t<20ns) ----- -7V to Vin+7V.

Recommended Operating Conditions⁽²⁾

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
Supply Voltage (V _{IN})	6.5V to 25V
Output Voltage Range	0.6V to 0.85V*V _{IN}
Ambient Temperature (T _A)	-40°C to +85°C
Package Thermal Resistance	
(θ_{JA}) (θ_{JC})	32°C/W 4°C/W

Electrical Characteristics

 $T_A = 25^{\circ}C$, $V_{IN} = 12V$, EN = 5V, unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40°C to +85°C.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IN}	IN Supply Voltage		6.5		25	V
V _{UVLO}	Under-Voltage Lockout Threshold of V _{CC}	V _{CC} rising V _{CC} falling	3.2	4.0 3.7	4.4	V
l _q	Quiescent Supply Current of V _{IN}	I _{OUT} = 0A, V _{EN} > 2V, PFM mode		400		μA
I _{OFF}	Shutdown Supply Current	V _{EN} = 0V		15		μA
V _{ref}	Reference Voltage	T _A = 25°C	0.594	0.600	0.606	V
I _{FB}	FB Input Bias Current				200	nA
Enable/PFI	M		1			
V _{EN}	EN Input Threshold	Off threshold On threshold	1.2		0.5	V
V _{EN_HYS}	EN Input Hysteresis		100	250		mV
	PFM Input Threshold	PFM Mode threshold Force PWM threshold		1.5		V
Modulator		·				
T _{ON}	On Time	R _{TON} = 100kΩ, VIN = 12V		200		ns
T _{ON MIN}	Minimum On Time			80		ns
T _{ON_MAX}	Maximum On Time			3.5		μs
T _{OFF MIN}	Minimum Off Time			350		ns




Electrical Characteristics

 $T_A = 25^{\circ}C$, $V_{IN} = 12V$, EN = 5V, unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40°C to +85°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Soft-Start		1				
I _{SS OUT}	SS Source Current	V _{SS} = 0, C _{SS} = 0.001µF to 0.1µF	7	11	15	μA
Power Go	od Signal					
V _{PG_LOW}	PGOOD Low Voltage	I _{OL} = 1mA			0.5	V
_	PGOOD Leakage Current				±1	μA
V _{PGH}	PGOOD Threshold (Low level to High level)	FB rising	82	90	98	
V _{PGL}	PGOOD Threshold (High level to Low level)	FB rising FB falling	110 77	120 85	130 93	%
	PGOOD Threshold Hysteresis			5		
Under Vol	tage and Over Voltage Protection	·				
V _{PL}	Under Voltage Threshold	FB falling	40	50	60	%
V _{PH}	Over Voltage Threshold	FB rising	110	120	130	%
	ge Output		1		1	
R _{DS(ON)}	High-Side NFET On-Resistance	V _{IN} = 12V		11		mΩ
	High-Side NFET Leakage	$V_{EN} = 0V, V_{LX} = 0$			10	μA
R _{DS(ON)}	Low-Side NFET On-Resistance	V _{LX} = 12V		4		mΩ
	Low-Side NFET Leakage	V _{EN} = 0V			10	μA
Thermal P	rotection					
	Thermal Shutdown Threshold	T _J rising T _J falling		150 125		°C




Functional Block Diagram








Typical Characteristics

Circuit of Typical Application. $T_A = 25$ °C, $V_{IN} = 12V$, $V_{OUT} = 0.8V$, fs = 450kHz unless otherwise specified.











Detailed Description

The AOZ22555QI is a high-efficiency, easy-to-use, synchronous buck regulator. The regulator is capable of supplying 15A of continuous output current with an output voltage adjustable down to 0.6V. The programmable on-time from 80ns to 3.5µs enables optimizing the configuration for PCB area and efficiency.

The input voltage of AOZ22555QI can be as low as 6.5V. The highest input voltage of AOZ22555QI can be 25V. Constant on-time PWM with input feed-forward control scheme results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input range. True AC current mode control scheme guarantees the regulator can be stable with ceramics output capacitor. The switching frequency can be externally programmed. Protection features include V_{CC} under-voltage lockout, current limit, output over voltage and under voltage protection, short-circuit protection, and thermal shutdown.

The AOZ22555QI is available in 23-pin 4mm×4mm QFN package.

Input Power Architecture

The AOZ22555QI integrates an internal linear regulator to generate 5.3V (\pm 5%) V_{CC} from input. If input voltage is lower than 5.3V, the linear regulator operates at low drop-output mode; the V_{CC} voltage is equal to input voltage minus the drop-output voltage of internal linear regulator.

Enable and Soft Start

The AOZ22555QI has external soft start feature to limit in-rush current and ensure the output voltage ramps up smoothly to regulate voltage. A soft start process begins when V_{CC} rises to 4.5V and voltage on EN pin is HIGH. An internal current source charges the external soft-start capacitor; the FB voltage follows the voltage of soft-start pin (V_{SS}) when it is lower than 0.6V. When V_{SS} is higher than 0.6V, the FB voltage is regulated by internal precise band-gap voltage (0.6V). When V_{SS} is higher than 3.3V, the PGOOD signal is high. The soft-start time for PGOOD can be calculated by the following formula:

 $T_{SS}(us) = 330 * C_{SS}(nF)$ (1)

If C_{SS} is 1nF, the soft-start time will be 330 μ second; if C_{SS} is 10nF, the soft-start time will be 3.3m second.




Figure 1. Soft Start Sequence of AOZ22555QI

Constant-On-Time PWM Control with Input Feed-Foward

The control algorithm of AOZ22555QI is constant-on-time PWM control with input feed-forward.

The simplified control schematic is shown in Figure. 2. The high-side switch on-time is determined solely by a one-shot whose pulse width can be programmed by one external resistor and is inversely proportional to input voltage (IN). The one-shot is triggered when the internal 0.6V is higher than the combined information of FB voltage and the AC current information of inductor, which is processed and obtained through the sensed lower-side MOSFET current once it turns-on. The added AC current information can help the stability of constant-on time control even with pure ceramic output capacitors, which have very low ESR. The AC current information has no DC offset, which does not cause offset with output load change, which is fundamentally different from other V² constant-on time control schemes.




Figure 2. Simplified Control Schematic of AOZ22555QI

The constant-on-time PWM control architecture is a pseudofixed frequency with input voltage feed-forward. The internal circuit of AOZ22555QI sets the on-time of high-side switch inversely proportional to the IN.



$$T_{on} \propto rac{R_{ton}(\Omega)}{V_{in}(V)}$$
 (2)

To achieve the flux balance of inductor, the buck converter has the equation:

$$F_{sw} = \frac{V_{out}}{V_{in} * T_{on}}$$
 (3)

Once the product of Vin*Ton is constant, the switching frequency keeps constant and is independent of input voltage.

An external resistor between the IN and TON pins sets the switching on-time according to the following curves:




Figure 3. T_{on} vs. R_{ton} Curves for AOZ22555QI



A further simplified equation will be:

$$F_{sw}(KHz) = \frac{V_{out}(V)}{V_{in}(V) \cdot T_{on}(nS)} \cdot 10^{6}$$
 (4)

If V_o is 1.05V, V_{in} is 19V, and set Fs=500kHz. According to the equation (4), Ton=110nS is needed. Finally, use the T_{on} to R_{ton} curve, we can find out R_{ton} is 82k Ω .

This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator.

True Current Mode Control

AOS' COT control scheme uses a patented current-injection technique to provide stable performance using all-ceramic output capacitors. The constant-on-time control scheme is intrinsically unstable if output capacitor's ESR is not large enough as an effective current-sense resistor. Ceramic capacitors usually cannot be used as output capacitor.

The AOZ22555QI senses the low-side MOSFET current and processes it into DC current and AC current information using AOS proprietary technique. The AC current information is decoded and added on the FB pin on phase. With AC current information, the stability of constant-on-time control is significantly improved even without the help of output capacitor's ESR; and thus the pure ceramic capacitor solution can be applicant. The pure ceramic capacitor solution can significantly reduce the output ripple (no ESR caused overshoot and undershoot) and less board area design.

Current-Limit Protection

The AOZ22555QI has the current-limit protection by using R_{dson} of the low-side MOSFET to be as current sensing. To detect real current information, a minimum constant off (350nS typical) is implemented after a constant-on time. If the current exceeds the current-limit threshold, the PWM controller is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the inductor value and input and output voltages. The current limit will keep the low-side MOSFET on and will not allow another high-side on-time, until the current in the low-side MOSFET reduces below the current limit.


After 64 switching cycles, the AOZ22555QI considers this is a true failed condition and thus turns-off both high-side and low-side MOSFETs and shuts down. The AOZ22555QI enters hiccup mode to periodically restart the part. When the current limit protection is removed, the AOZ22555QI exits hiccup mode.


Current-Limit Setting

The current limit threshold mentioned in last paragraph can be setting by connecting a resistor between ILIM pin and ground. The value of the current limit resistor (R_{ILIM}) can be calculated according to the equation below. A capacitor from ILIM pin to ground would impact the current limit accuracy and is not allowed.

$$I_{L \text{ LIMIT}}(A) = 1.25 \text{ x } R_{ILIM}(k\Omega)$$

As shown in Figure 4, once the magnitude of switch node voltage V_{LX} is larger than V_{ILIM} , over current signal is triggered. The larger R_{ILIM} is, the higher over current threshold will be. Section Current-Limit Protection describes the action when over current condition happens.





Output Voltage Under-voltage Protection

If the output voltage is lower than 50% by over-current or short circuit, AOZ22555QI turns-off both high-side and lowside MOSFET and shuts down. When the output voltage under-voltage protection is removed, the AOZ22555QI restarts again.

Output Voltage Over-voltage Protection

The threshold of OVP is set 20% higher than 0.6V. When the V_{FB} voltage exceeds the OVP threshold, high-side MOSFET is turn-off and low-side MOSFET is turn-on 1 µs, then shuts down. When the output voltage over-voltage protection is removed, the AOZ22555QI restarts again.

Power Good Output

The power good (PGOOD) output, which is an open drain output, requires the pull-up resistor. When the output voltage is 15% below than the nominal regulation voltage for, the PGOOD is pulled low. When the output voltage is 20% higher than the nominal regulation voltage, the PGOOD is also pull low.

When combined with the under-voltage-protection circuit, this current-limit method is effective in almost every circumstance.



Application Information

The basic AOZ22555QI application circuit is shown in previous page. Component selection is explained below.

Input Capacitor

The input capacitor must be connected to the IN pins and PGND pin of the AOZ22555QI to maintain steady input voltage and filter out the pulsing input current. A small decoupling capacitor, usually 4.7μ F, should be connected to the V_{CC} pin and AGND pin for stable operation of the AOZ22555QI. The voltage rating of input capacitor must be greater than maximum input voltage plus ripple voltage.

The input ripple voltage can be approximated by equation below:

$$\Delta V_{IN} = \frac{I_o}{f \times C_{IN}} \times (1 - \frac{V_o}{V_{IN}}) \times \frac{V_o}{V_{IN}}$$

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor. For a buck circuit, the RMS value of input capacitor current can be calculated by:

$$I_{CIN_RMS} = I_O \times \sqrt{\frac{V_O}{V_{IN}} (1 - \frac{V_O}{V_{IN}})}$$

if let *m* equal the conversion ratio:

$$\frac{V_O}{V_{IN}} = m$$

The relation between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure. 4. It can be seen that when V_O is half of V_{IN}, C_{IN} is under the worst current stress. The worst current stress on C_{IN} is 0.5·I_O.




Figure 5. I_{CIN} vs. Voltage Conversion Ratio

For reliable operation and best performance, the input capacitors must have current rating higher than I_{CIN-RMS} at worst operating conditions. Ceramic capacitors are preferred for input capacitors because of their low ESR and high ripple current rating. Depending on the application circuits, other low ESR tantalum capacitor or aluminum electrolytic capacitor may also be used. When selecting ceramic capacitors, X5R or X7R type dielectric ceramic capacitors are preferred for their better temperature and voltage characteristics. Note that the ripple current rating from capacitor manufactures is based on certain amount of life time. Further de-rating may be necessary for practical design requirement.

Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is,

$$\Delta I_L = \frac{V_O}{f \times L} \times (1 - \frac{V_O}{V_{IN}})$$

The peak inductor current is:

$$I_{Lpeak} = I_O + \frac{\Delta I_L}{2}$$

High inductance gives low inductor ripple current but requires larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through inductor and switches, which results in less conduction loss. Usually, peak to peak ripple current on inductor is designed to be 30% to 50% of output current.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature.

The inductor takes the highest current in a buck circuit. The conduction loss on inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shape and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise. But they cost more than unshielded inductors. The choice depends on EMI requirement, price and size.

Output Capacitor

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.



The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_o = \Delta I_L \times (ESR_{CO} + \frac{1}{8 \times f \times C_o})$$

where C_0 is output capacitor value and ESR_{CO} is the Equivalent Series Resistor of output capacitor.

When low ESR ceramic capacitor is used as output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be simplified to:

$$\Delta V_{O} = \Delta I_{L} \times \frac{1}{8 \times f \times C_{O}}$$

If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_O = \Delta I_L \times ESR_{CO}$$

For lower output ripple voltage across the entire operating temperature range, X5R or X7R dielectric type of ceramic, or other low ESR tantalum are recommended to be used as output capacitors.

In a buck converter, output capacitor current is continuous. The RMS current of output capacitor is decided by the peak to peak inductor ripple current. It can be calculated by:

$$I_{CO_RMS} = \frac{\Delta I_L}{\sqrt{12}}$$

Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, output capacitor could be overstressed.

Thermal Management and Layout Consideration

In the AOZ22555QI buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the VIN pin, to the LX pins, to the filter inductor, to the output capacitor and load, and then return to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from inductor, to the output capacitors and load, to the low side switch. Current flows in the second loop when the low side low side switch is on.

In PCB layout, minimizing the two loops area reduces the noise of this circuit and improves efficiency. A ground plane is strongly recommended to connect input capacitor, output capacitor, and PGND pin of the AOZ22555QI.

In the AOZ22555QI buck regulator circuit, the major power dissipating components are the AOZ22555QI and the output inductor. The total power dissipation of converter circuit can be measured by input power minus output power.

$$P_{total_loss} = V_{IN} \cdot I_{IN} - V_O \cdot I_O$$

The power dissipation of inductor can be approximately calculated by DCR of inductor and output current.

$$P_{inductor_loss} = I_O^2 \cdot R_{inductor} \cdot 1.1$$

The actual junction temperature can be calculated with poer dissipation in the AOZ22555QI and thermal impedance from junction to ambient.

$$T_{junction} = (P_{total_loss} - P_{inductor_loss}) \cdot \theta_{JA} + T_{A}$$

The maximum junction temperature of AOZ22555QI is 150°C, which limits the maximum load current capability. The thermal performance of the AOZ22555QI is strongly affected by the PCB layout. Extra care should be taken by users during design process to ensure that the IC will operate under the recommended environmental conditions.




Layout Considerations

Several layout tips are listed below for the best electric and thermal performance.

- The LX pins and pad are connected to internal low side switch drain. They are low resistance thermal conduction path and most noisy switching node. Connected a copper plane to LX pin to help thermal dissipation. The inductor need to be placed as close to LX pin as possible.
- 2. The IN pins and pad are connected to internal high side switch drain. They are also low resistance thermal conduction path. Connected a large copper plane to IN pins to help thermal dissipation.
- Connect a large PGND copper plane to PGND pin. Thick and short PGND trace could keep power path impedance low.
- 4. Input decoupling capacitors should be connected to the IN pin and the PGND pin as close as possible to reduce the switching spikes.
- 5. Decoupling capacitor C_{VCC} should be connected to V_{CC} and GND as close as possible. Connect this GND to


GND layer with vias as shown in below figure. Place C_{VCC} on the same layer with IC.


- 6. Connect AGND to GND layer with vias right close to AGND pin as shown in below figure.
- 7. Voltage divider R1 and R2 should be placed as closes possible to FB and RGND. Place R1 and R2 on the same layer with IC.
- 8. RTON should be connected as close as possible to Pin 6 (TON pin). Place RTON on the same layer with IC.
- 9. Sensitive signal traces such as feedback trace must be shielded from all noise sources, especially the LX node.
- 10. The feedback trace should be taken directly from output capacitor pad and use thin trace. FB trace goes through other layer and shielded by GND layer is acceptable.
- 11. No signal should run on nearby layer under the Lx trace or under the inductor.
- 12. Pour copper plane on all unused board area and connect it to stable DC nodes, like VIN, GND or VOUT.
- 13. Insert at least two inner layers (or planes) connected to the power ground, in order to shield and isolate the small signal traces from noisy power lines.





Package Outline, QFN 4x4-23L






SYMBOLS	DIMENS	SIONS IN MILLI	METERS	DIM	ENSIONS IN ING	CHES
SYMBOLS	MIN	NOM	MAX	MIN	NOM	MAX
А	0.80	0.90	1.00	0.031	0.035	0.039
A1	0.00		0.05	0.000		0.002
A2		0.2 REF			0.008 REF	
Е	3.90	4.00	4.10	0.153	0.157	0.161
E1	2.95	3.05	3.15	0.116	0.120	0.124
E2	1.65	1.75	1.85	0.065	0.069	0.073
E3	2.95	3.05	3.15	0.116	0.120	0.124
D	3.90	4.00	4.10	0.153	0.157	0.161
D1	0.65	0.75	0.85	0.026	0.030	0.034
D2	0.85	0.95	1.05	0.033	0.037	0.041
D3	1.24	1.34	1.44	0.049	0.053	0.057
L	0.35	0.40	0.45	0.014	0.016	0.018
L1	0.57	0.62	0.67	0.022	0.024	0.026
L2	0.23	0.28	0.33	0.009	0.011	0.013
L3	0.57	0.62	0.67	0.022	0.024	0.026
L4	0.30	0.35	0.40	0.012	0.014	0.016
b	0.20	0.25	0.30	0.008	0.010	0.012
e		0.50 BSC			0.020 BSC	

CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

- 2. TOLERANCE :±0.05 UNLESS OTHERWISE SPECIFIED.
- 3. RADIUS ON ALL CORNER ARE 0.152 MAX., UNLESS OTHERWISE SPECIFIED.
- 4. PACKAGE WARPAGE: 0.012 MAX.
- 5. NO ANY PLASTIC FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.
- 6. PAD PLANARITY: ±0.102
- 7. CRACK BETWEEN PLASTIC BODY AND LEAD IS NOT ALLOWED.




Tape and Reel Dimensions, QFN 4x4-23L





UNIT: MM

PACKAGE	A0	BO	K0	DO	D1	E	E1	E2	P0	P1	P2	Т
QFN4x4 (12 mm)	4.35 ±0.10	4.35 ±0.10	1.10 ±0.10	1.50 MIN.	1.50 +0.1 -0.0	12.0 ±0.3	1.75 ±0.10	5.50 ±0.05	8.00 ±0.10	4.00 ±0.10	2.00 ±0.05	0.30 ±0.05

QFN4x4 Reel









UNIT: MM

TAPE SIZE	REEL SIZE	М	Ν	W	W1	Н	к	S	G	R	V
12 mm	Ø330	ø330.0 ±2.0	ø79.0 ±1.0	12.4 +2.0 -0.0	17.0 +2.6 -1.2	ø13.0 ±0.5	10.5 ±0.2	2.0 ±0.5			





Part Marking



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.