

A New Dual-in-Line Surface Mountable IPM for Motor Drive Applications

This article introduces a new dual-in-line surface-mount device (SMD)-type intelligent power module (IPM) specialized for low-power BLDC motor-drive systems such as fan motors used in home appliances air-conditioners that require highly compact size with reliable and efficient design allowance. The proposed ultra-compact surface mountable IPM has an 18mm x 7.5mm package dimension and is composed of three-phase MOSFET bridge and gate control ICs. The integrated functions include bootstrap circuit, under-voltage lockout (UVLO) protection, temperature monitoring (VOT) and over-temperature protection. It can greatly help to simplify the inverter design in conjunction with smaller footprint PCB and enhance the reliability and cost reduction of the system. The key features associated with design and application consideration are described.

By Bum-Seok Suh and Junho Lee, Alpha and Omega Semiconductor, Inc., USA

Introduction

A BLDC-based inverter system is widely used in such consumer applications as refrigerators, washers, dryers, room air-conditioners, and fan motors because it is quicker, quieter, and more energy efficient than the conventional solutions using dc motors or ac induction motors with on/off control. Nowadays, its demand and expansion is becoming mandatory requirement due to energy saving and regulations. The key technology that has enabled this progress is an inverter technology, particularly the transfer mold integrated power module.

Since 1998 transfer-molded package technology has been successfully applied to IPMs for motor-drives utilizing IGBTs, freewheeling FRDs and MOSFETs as power switches, and high voltage integrated circuits (HVICs) as the gate driver [1]-[6]. The voltage and current ranges of the IPM have been successively increased up to 1200V and over 50A. The advantages of transfer mold technology are mainly dual use of the copper lead-frame as electrical conductor that can dramatically reduce the package size as well as the manufacturing cost.

The low-power BLDC-fan motor inverter design used in air-conditioning and purifying systems for home appliances has highly strict cost and size limitation requirements due to its huge quantity and limited product space. There have been several development efforts on one-chip inverter solution for this application by integrating the lateral IGBTs with control circuit on a single silicon chip. They can provide further smaller circuit area, however there are several drawbacks. There is no flexibility of circuit design, and moreover, the power dissipation is concentrated in one location, which can cause a problem of thermal management. The switching performance and ruggedness of LIGBT are less than that of the conventional switching device, which result in very limited application range and controllability.

For these small fan motor-drive applications, Alpha and Omega Semiconductor has developed a new surface mountable IPM. The proposed module consists of advanced MOSFETs and gate driving ICs in a new package, as highly compact, reliable and cost-effective solution. The IPM has extremely small package size thanks to partial super-junction MOSFET technology, HVICs with integrated bootstrap circuit, and optimized design of the package, so that one can significantly enhance the cost-effective development of the system reducing the inverter board size and obtaining easy and reliable PCB assembly.




Figure 1: Proposed IPM. (a) External view, (b) Internal equivalent circuit and pin configuration

Compact Package and Electrical Design

Figure 1(a) shows the outline of the 19-pin counting package of the proposed dual-in-line IPM. A lead-frame construction has been employed and multi chips of MOSFETs and gate-drive ICs have been soldered on it. The total surface required from this package is $18\text{mm} \times 10.3\text{mm} = 185.4\text{mm}^2$ including pin leads. A discrete solution utilizing three pieces of SO-8 packaged HVIC half bridge driver each having a surface demand of $5\text{mm} \times 6.2\text{mm} = 31\text{mm}^2$ and six pieces of DPAK packaged power devices each having a surface demand of $6.5\text{mm} \times 10\text{mm} = 65\text{mm}^2$ requires $483\text{mm}^2 (= 3 \times 31\text{mm}^2 + 6 \times 65\text{mm}^2)$ of

the surface. Thus, the conservatively summarized size advantage, ignoring the space for the complicated routing, can be a PCB space requirement of only 38% compared to that of a discrete solution. Figure 1(b) illustrates the internal equivalent circuit and pin configuration which is composed of six MOSFETs as power switching devices, high side gate-driving HVIC including integrated bootstrap components, and low side gate-driving LVIC including temperature sensing (VOT) and fixed over-temperature protection function. Signal COM is located with the power ground N terminal. There are two u-phase output pins U1 and U2 which need to be connected by external PCB wiring.




Figure 2: Vertical structure of a new MOSFET

Figure 2 indicates the vertical structure of a new MOSFET that is integrated in the IPM. It has been newly developed for motor drive applications which has partial super-junction configuration. The power density $R_{ds} \cdot A$ has been improved by over 30% compared to conventional planar MOSFETs, and it can provide more suitable EMI controllability than super-junction devices.




Figure 3: Turn-on switching behavior




Figure 4: Short-circuit ruggedness

An appropriate turn-on switching performance has been achieved by the micro fabrication and wafer process technology for the designed partial super-junction MOSFET. From the experimental waveforms shown in Figure 3, we can clearly state that I_{rr} , Q_{rr} and t_{rr} performances are comparable to those of the conventional planar MOSFET technology used in 3-phase motor-drive applications concerning EMI, noise and power dissipation. The optimal selection and design of the gate resistors, Q_g , and V_{th} have been made to prevent the shoot-through issues at turn-on.

Figure 4 shows the evaluation waveforms of short-circuit ruggedness of the MOSFET. It shows over 100µs withstanding time that can be good enough for the stable design and control of the inverter.

The switching operating SOA has been evaluated in the light of the practical IPM inverter circuit condition including parasitic circuit inductances. We have increased the applied dc-link voltage up to over 600V although the proposed IPM has 500V of voltage rating limited by the MOSFET breakdown voltage (BV). To guarantee 500V, the typical BV design of the MOSFET is based on 550V. It is noted that there is no any abnormal phenomenon in the switching operation with the condition of 550V of dc-link voltage due to highly rugged MOSFET design as is shown in the waveforms of Figure 5. When we apply over 600V of dc-link voltage, it is observed that abnormal turn-on currents occur because of partial shoot-through current. But there was no destruction failures of the IPM due to strong short-circuit ruggedness.




Figure 5: Switching SOA test

High precision temperature converting circuit has been integrated into the embedded gate-driving LVIC by the laser-trimming technology. VOT pin generates analog output voltage signal that is corresponding to LVIC temperature. It is possible to use the IPM at a junction temperature much closer to the tolerable maximum rating. Figure 6 illustrates the output characteristics of VOT. Different lot samples have been evaluated to verify the tolerance of VOT performance at the real application condition. It is significant to observe that the LVIC




Figure 6: LVIC temperature output of the proposed IPM

temperature is accurately measured through the appropriate design of the LVIC and its precise waferprocess technology. Due to the tiny package size of the proposed IPM, the voltage output of VOT will make fast response time according to the junction temperature of the MOSFET. It can provide simple, cheap and accurate solution for the application.




Figure 7: Operating thermal simulation at $f_{SW}=20\text{kHz}$, $PF=0.8$, $V_{DC}=300\text{V}$, $V_{CC}=15\text{V}$

Application Consideration

Thermal simulation has been carried out considering 50W-BLDC motor operating condition. The 20kHz of PWM switching frequency has been applied that is considered as normal frequency in the field to avoid audible noise. From the simulation result shown in Figure 7, it is observed that FET 4 has the highest junction temperature and low side FET 1 has the lowest temperature rise. The temperature difference was 8°C between the two MOSFET chips. It can be mentioned that the power rating of the module would be limited by the center chips of FET 3 and FET 4. The LVIC temperature shows 17°C lower than FET 4 one under the applied operating condition.

Figure 8 explains the simulation summary about the application example of the proposed IPM, where the simulation has been carried out based on the continuously operating power condition. In Figure 8(a), the power loss was calculated at 150°C of junction temperature. It was assumed that the maximum operating junction temperature of FET 4 determines the maximum power rating. It should be noted that allowable operating power is decided and controlled by the case temperature T_c as shown in Figure 8(b). The temperature difference between LVIC and FET 4 can reach over 30°C depending on operating power, as depicted in Figure 8(c). In the module design, the fixed OT protection level is typ.130°C of the LVIC temperature. Figure 8(d) indicates FET 4 temperature is slightly higher than FET 3.

Figure 9 illustrates an application circuit example and experimental set up. The internally fixed over-temperature protection function can be disabled by connecting 10kΩ of pull-down resistor to VOT (pin number 11) or enabled by no connection of the resistor. The analog voltage output VOT to detect the LVIC temperature is always activated no matter what the pull-down resistor connection. It is recommended to use R2-C5 (2kΩ-10nF) filter to avoid noise malfunction for temperature sensing function.

Figure 10 shows the temperature profile taken by an infrared camera. It is shown that the temperature of the center area of MOSFET chips is about 14°C higher than that of the LVIC part at 50W inverter operation.







Figure 8: Simulation result. (a) Power loss, (b) Allowable operating current, (c) Temperature rising, (d) Temperature difference

Figure 11(a) shows the experimental result for Enabled OT protection function. The OTP is activated when the LVIC temperature reaches its trip level, typ. 130°C. At that point, the measured case temperature T_c was 144°C. The OTP operation is deactivated when the LVIC temperature decreases to its reset level, typ. 100°C. It is obvious that 30°C of the OTP hysteresis level has been accurately designed.

The temperature rise in the case of Disabled OT protection has been also tested by connecting 10kΩ of pull-down resistor to pin 11 as is shown in the measurements of Figure 11(b). It is observed that the LVIC temperature reaches 144°C when the case temperature T_c becomes 160°C. The inverter system has been shut down intentionally for safety.

