

# AON2408

## 20V N-Channel MOSFET


## **General Description**


The AON2408 combines advanced trench MOSFET technology with a low resistance package to provide extremely low  $R_{DS(ON)}$ . This device is ideal for load switch and battery protection applications.

## **Product Summary**

 $\begin{array}{lll} V_{DS} & 20V \\ I_{D} \; (at \, V_{GS} \! = \! 4.5V) & 8A \\ R_{DS(ON)} \; (at \, V_{GS} = \! 4.5V) & < 14.5 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} = \! 2.5V) & < 19 m\Omega \end{array}$ 







Absolute Maximum Ratings T <sub>A</sub> =25°C unless otherwise noted							
Parameter		Symbol	Maximum	Units			
Drain-Source Voltage		$V_{DS}$	20	V			
Gate-Source Voltage		$V_{GS}$	±12	V			
Continuous Drain	T <sub>A</sub> =25°C		8				
Current <sup>G</sup>	T <sub>A</sub> =100°C	I <sub>D</sub>	6	Α			
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	32				
	T <sub>A</sub> =25°C	В	2.8	W			
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70°C	$-P_{D}$	1.8	VV			
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C			

Thermal Characteristics							
Parameter	Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s		37	45	°C/W		
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	66	80	°C/W		



#### Electrical Characteristics (T<sub>1</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		20			V
I <sub>DSS</sub>	Zara Cata Valtaga Drain Current	$V_{DS}$ =20V, $V_{GS}$ =0V				1	^
	Zero Gate Voltage Drain Current		T <sub>J</sub> =55°C			5	μΑ
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0V$ , $V_{GS}=\pm 12V$				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$		0.5	0.83	1.2	V
$I_{D(ON)}$	On state drain current	$V_{GS}$ =4.5V, $V_{DS}$ =5V		32			Α
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS}$ =4.5V, $I_D$ =8A			11.6	14.5	mΩ
			T <sub>J</sub> =125°C		16.3	20.5	1115.2
		$V_{GS}$ =2.5V, $I_{D}$ =4A			15	19	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_{D}$ =8A			50		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V			0.65	1	V
Is	Maximum Body-Diode Continuous Current					3.5	Α
DYNAMIC	PARAMETERS						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =10V, f=1MHz			782		pF
Coss	Output Capacitance				158		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				98		pF
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz			2.4		Ω
SWITCHI	NG PARAMETERS						
$Q_g$	Total Gate Charge	V <sub>GS</sub> =4.5V, V <sub>DS</sub> =10V, I <sub>D</sub> =8A			7		nC
$Q_{gs}$	Gate Source Charge				1		nC
$Q_{gd}$	Gate Drain Charge				2.4		nC
t <sub>D(on)</sub>	Turn-On DelayTime				3		ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =4.5V, $V_{DS}$ =10V, $R_L$ =1.25 $\Omega$ , $R_{GEN}$ =3 $\Omega$			4.5		ns
t <sub>D(off)</sub>	Turn-Off DelayTime				28		ns
t <sub>f</sub>	Turn-Off Fall Time				6		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =8A, dl/dt=100A/μs			11		ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =8A, dI/dt=100A/μs			2.7		nC

A. The value of  $R_{0.16}$  is measured with the device mounted on  $1 \text{in}^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^\circ$  C. The Power dissipation  $P_{DSM}$  is based on R  $_{0JA}$  t  $\leq$  10s value and the maximum allowed junction temperature of 150  $^{\circ}$  C. The value in any given application depends on the user's specific board design.

- D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.
- D. The R<sub>0JA</sub> is the sum of the thermal impedance from junction to case κ<sub>0JC</sub> and case to amoient.
   E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.</li>
   F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.
   G. The maximum current rating is package limited.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.


AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.


C. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}=150^{\circ}$  C. Ratings are based on low frequency and duty cycles to keep initial T<sub>1</sub>=25° C.




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V<sub>DS</sub> (Volts)
Fig 1: On-Region Characteristics (Note E)




V<sub>GS</sub>(Volts) Figure 2: Transfer Characteristics (Note E)




 $I_{\rm D}\left(A\right)$  Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)



Temperature (°C)
Figure 4: On-Resistance vs. Junction Temperature (Note E)




V<sub>GS</sub> (Volts)
Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)







#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







## Gate Charge Test Circuit & Waveform





## Resistive Switching Test Circuit & Waveforms





### Diode Recovery Test Circuit & Waveforms

