

# AOZ2380QI 24V/35A Synchronous EZBuck™ Regulator

# **General Description**

The AOZ2380QI is a high-efficiency, easy-to-use DC/DC synchronous buck regulator that operates over a wide 6.5V to 24V voltage range. The device is capable of supplying 35A of continuous output current with an output voltage adjustable down to 0.6V (±1.0%).

The AOZ2380QI integrates an internal linear regulator to generate 5.3V VCC from input. If input voltage is lower than 5.3V, the linear regulator operates at low drop output mode, which allows the VCC voltage is equal to input voltage minus the drop-output voltage of the internal linear regulator.

A proprietary constant on-time PWM control with input feed-forward results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input voltage range. A low 80ns minimum on-time enables very low output voltages at ultra-high operating frequencies.

Integrated AC ripple injection enables all-ceramic low ESR output filter capacitors and smaller PCB footprint with no external components needed.

Selectable PFM mode optimizes light load efficiency while forced PWM mode maintains constant frequency for lower harmonic noise.

The device features multiple protection functions such as VCC under-voltage lockout, cycle-by-cycle current limit, output over-voltage protection, short-circuit protection, and thermal shutdown.

The AOZ2380QI is available in a 5mm×5mm QFN\_28L package and is rated over a -40°C to +85°C ambient temperature range.

#### **Features**

- Wide input voltage range
  - 6.5V to 24V
- 35A continuous output current
- Output voltage adjustable from 0.6V ±1.0%
- Low RDS(ON) internal NFETs
  - 3mΩ high-side
  - 0.8mΩ low-side
- Constant On-Time with input feed-forward
- Programmable on-time up to 3.5 µs and down to 80 ns
- Programmable switching frequency range: 32 kHz to 1MHz (for 12VIN to 1VOUT)
- Selectable PFM or forced PWM light load operation
- Ceramic capacitor stable
- Adjustable soft start
- Power Good output
- Integrated bootstrap diode
- Cycle-by-cycle current limit
- Short-circuit protection
- Thermal shutdown
- Thermally enhanced 5mm x 5mm QFN 28L package


# **Applications**

- Compact PCs and gaming systems
- Set-top boxes and LCD TVs
- Server and storage systems
- Datacom and networking
- Embedded computing
- Point-of load DC/DC converters





# **Typical Application**






# **Ordering Information**

Part Number	Temperature Range	Package	Environmental
AOZ2380QI	-40°C to +85°C	28-Pin 5mm × 5mm QFN	Green Product



AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

# **Pin Configuration**



AOZ2380QI 28-pin 5mm x 5mm QFN



# **Pin Description**

Pin Number Pin Name		Pin Function
1	SS	Soft-Start Time Setting Pin. Connect a capacitor between SS and AGND to set the soft-start time.
2	PGOOD	Power Good Signal Output. PGOOD is an open-drain output used to indicate the status of the output voltage. It is internally pulled low when the output voltage is 15% lower than the nominal regulation voltage for or 20% higher than the nominal regulation voltage. PGOOD is pulled low during soft-start and shut down.
3	EN	Enable Input. The AOZ2380QI is enabled when EN is pulled high. The device shuts down when EN is pulled low.
4	PFM	PFM Selection Input. Connect $\overline{\text{PFM}}$ pin to VCC for forced PWM operation. Connect $\overline{\text{PFM}}$ pin to ground for PFM operation to improve light load efficiency.
5	AGND	Analog Ground.
6	FB	Feedback Input. Adjust the output voltage with a resistive voltage-divider between the regulator's output and AGND.
7 TON		On-Time Setting Input. Connect a resistor between VIN and TON to set the on time.
8, 9, 10	IN	Supply Input. IN is the regulator input. All IN pins must be connected together.
11, 12, 13, 22, 23, 25	PGND	Power Ground.
14, 15, 16, 17, 18, 19, 20, 21	LX	Switching Node.
24	NC	No Connect.
26	BST	Bootstrap Capacitor Connection. The AOZ2380QI includes an internal bootstrap diode. Connect an external capacitor between BST and LX as shown in the Typical Application diagram.
27	VCC	Supply Input for analog functions. Bypass VCC to AGND with a 4.7μF~10μF ceramic capacitor. Place the capacitor close to VCC pin.
28	AIN	Internal 5V LDO input. Connect AIN pin to IN pins. A RC filter from IN to AIN is suggested for better noise immunity as shown on Typical Application.



# **Absolute Maximum Ratings**

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating			
IN, AIN, TON to AGND	-0.3V to 26V			
LX to AGND <sup>(1)</sup>	-1.0V to 26V			
IN to LX <sup>(2)</sup>	-1.0V to 26V			
BST to AGND	-0.3V to 32V			
SS, PGOOD, FB, EN, VCC, PFM to AGND	-0.3V to +6V			
PGND to AGND	-0.3V to 0.6V			
Junction Temperature (T <sub>J</sub> )	+150°C			
Storage Temperature (T <sub>S</sub> )	-65°C to +150°C			
ESD Rating-HBM <sup>(3)</sup>	2kV			
ESD Rating-CDM	1kV			

# **Recommended Operating Conditions**

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Output Voltage Range  Ambient Temperature (T <sub>A</sub> )  Package Thermal Resistance (θ <sub>JA</sub> )	Rating
Supply Voltage (V <sub>IN</sub> )	6.5V to 24V
Output Voltage Range	0.6V to 0.85*V <sub>IN</sub>
Ambient Temperature (T <sub>A</sub> )	-40°C to +85°C
Package Thermal Resistance $(\theta_{JA})$ $(\theta_{JC})$	20°C/W 2.5°C/W
Ambient Temperature $(T_A)$ Package Thermal Resistance $(\theta_{JA})$	-40°C to +85

#### Notes:

- 1. LX to PGND Transient (t<20ns) ---- -7V to  $V_{\text{IN}}$ +7V.
- 2. IN to LX Transient (t<20ns) ---- -7V to  $V_{\text{IN}}$ +7V.
- 3. Devices are inherently ESD sensitive, handling precautions are required. Human body model rating: 1.5k $\Omega$  in series with 100pF.

#### **Electrical Characteristics**

 $T_A$  = 25°C,  $V_{IN}$ =12V,  $V_{CC}$  = 5V, EN = 5V, unless otherwise specified. Specifications in BOLD indicate a temperature range of -40°C to +85°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IN</sub>	IN Supply Voltage		6.5		24	V
V <sub>UVLO</sub>	Under-Voltage Lockout Threshold of V <sub>CC</sub>	V <sub>CC</sub> rising V <sub>CC</sub> falling		4.2 3.9		V
Iq	Quiescent Supply Current of IN	I <sub>OUT</sub> = 0A, V <sub>EN</sub> > 2V, PFM mode		280		μA
I <sub>OFF</sub>	Shutdown Supply Current	V <sub>EN</sub> = 0V		1	20	μA
V <sub>FB</sub>	Feedback Voltage	T <sub>A</sub> = 25°C T <sub>A</sub> = 0°C to 85°C	594 591	600 600	606 609	V
I <sub>FB</sub>	FB Input Bias Current				200	nA
Enable						
V <sub>EN</sub>	EN Input Threshold	Off threshold On threshold	1.6		0.5	V
V <sub>EN_HYS</sub>	EN Input Hysteresis			100		mV
PFM Control						
V <sub>PFM</sub>	PFM Input Threshold	PFM Mode threshold Force PWM threshold	2.5		0.5	V
Modulator						
T <sub>ON</sub>	OnTime	R <sub>TON</sub> = 100kW, VIN = 12V		200		nS
T <sub>ON_MIN</sub>	Minimum On Time			80		nS
T <sub>ON_MAX</sub>	Maximum On Time			3.5		μS
T <sub>OFF_MIN</sub>	Minimum Off Time			300		nS

Rev. 1.1 July 2022 **www.aosmd.com** Page 5 of 17



## **Electrical Characteristics**


 $T_A$  = 25°C,  $V_{IN}$ =12V,  $V_{CC}$  = 5V, EN = 5V, unless otherwise specified. Specifications in BOLD indicate a temperature range of -40°C to +85°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
Soft-Start								
I <sub>SS_OUT</sub>	SS Source Current	$V_{SS} = 0$ , $C_{SS} = 0.001 \mu F$ to $0.1 \mu F$	7	11	15	μΑ		
Power Good Signal								
V <sub>PG_LOW</sub>	PGOOD Low Voltage	I <sub>OL</sub> = 1mA			0.5	V		
_	PGOOD Leakage Current				±1	μS		
V <sub>PGH</sub>	PGOOD Threshold (Low level to High level)	FB rising		90				
V <sub>PGL</sub>	PGOOD Threshold (High level to Low level)	FB rising FB falling		120 85		%		
	PGOOD Threshold Hysteresis			5				
Under Volta	age and Over Voltage Protection							
$V_{PL}$	Under Voltage threshold	FB falling		50		%		
T <sub>PL</sub>	Under Voltage Delay Time			32		μS		
$V_{PH}$	Over Voltage Threshold	FB rising		120		%		
Power Stag	ge Output							
R <sub>DS(ON)</sub>	High-Side NFET On- Resistance	V <sub>IN</sub> = 12V, V <sub>CC</sub> = 5V		3		mΩ		
	High-Side NFET Leakage	V <sub>EN</sub> = 0V, VLX = 0			10	μA		
R <sub>DS(ON)</sub>	Low-Side NFET On- Resistance	V <sub>LX</sub> = 12V V <sub>CC</sub> = 5V		0.8		mΩ		
	Low-Side NFET Leakage	V <sub>EN</sub> = 0V			10	μA		
Over-Curre	nt and Thermal Protection		'	'	'			
I <sub>LIM</sub>	Current Limit	V <sub>CC</sub> = 5V	50			Α		
	Thermal Shutdown Threshold	$T_J$ rising $T_J$ falling		150 100		°C		

Rev. 1.1 July 2022 **www.aosmd.com** Page 6 of 17




# **Functional Block Diagram**








# **Typical Characteristics**


Circuit of Typical Application.  $T_A$  = 25 °C,  $V_{IN}$  = 12V,  $V_{OUT}$  = 1V, fsw = 400kHz, unless otherwise specified.













## **Detailed Description**

The AOZ2380QI is a high-efficiency, easy-to-use, synchronous buck regulator optimized for notebook computers. The regulator is capable of supplying 35A of continuous output current with an output voltage adjustable down to 0.6V. The programmable on-time from 100nS to 3.5µS enables optimizing the configuration for PCB area and efficiency.

The input voltage of AOZ2380QI can be as low as 6.5V. The highest input voltage of AOZ2380QI can be 24V. Constant on-time PWM with input feed-forward control scheme results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input range. True AC current mode control scheme guarantees the regulator can be stable with ceramics output capacitor. The switching frequency can be externally programmed. Protection features include  $\rm V_{CC}$  under-voltage lockout, cycle-by-cycle current limit, output over voltage and under voltage protection, short-circuit protection, and thermal shutdown.

The AOZ2380QI is available in 28-pin 5mm×5mm QFN package.

#### **Input Power Architecture**

The AOZ2380QI integrates an internal linear regulator to generate 5.3V ( $\pm 5\%$ ) V<sub>CC</sub> from input. If input voltage is lower than 5.3V, the linear regulator operates at low drop-output mode; the V<sub>CC</sub> voltage is equal to input voltage minus the drop-output voltage of internal linear regulator.

#### **Enable and Soft Start**

The AOZ2380QI has external soft start feature to limit in-rush current and ensure the output voltage ramps up smoothly to regulate voltage. A soft start process begins when  $V_{\rm CC}$  rises to 4.5V and voltage on EN pin is HIGH. An internal current source charges the external soft-start capacitor; the FB voltage follows the voltage of soft-start pin  $(V_{\rm SS})$  when it is lower than 0.8V. When  $V_{\rm SS}$  is higher than 0.8V, the FB voltage is regulated by internal precise band-gap voltage (0.8V). The soft-start time for FB voltage can be calculated by the following formula:

$$T_{SS}(us) = 330 * C_{SS}(nF)$$

If  $C_{SS}$  is 1nF, the soft-start time will be 330µ second; if  $C_{SS}$  is 10nF, the soft-start time will be 3.3m second.




Figure 1. Soft Start Sequence of AOZ2380QI

#### **Constant-On-Time PWM Control with Input Feed-Foward**

The control algorithm of AOZ2380QI is constant-on-time PWM control with input feed-forward.

The simplified control schematic is shown in Figure.2. The high-side switch on-time is determined solely by an one-shot whose pulse width is inversely proportional to input voltage (IN). The one-shot is triggered when the internal 0.6V is higher than the combined information of FB voltage and the AC current information of inductor, which is processed and obtained through the sensed low-side MOSFET current once it turns-on. The added AC current information can help the stability of constant-on time control even with pure ceramic output capacitors, which have very low ESR. The AC current information has no DC offset, which does not cause offset with output load change, which is fundamentally different from other  $V^2$  constant-on time control schemes.




Figure 2. Simplified Control Schematic of AOZ2380QI



The constant-on-time PWM control architecture is a pseudo-fixed frequency with input voltage feed-forward. The internal circuit of AOZ2380QI sets the on-time of high-side switch inversely proportional to the IN.


$$T_{on} \propto \frac{R_{ton}(\Omega)}{V_{in}(V)}$$


To achieve the flux balance of inductor, the buck converter has the equation:


$$F_{sw} = \frac{V_{out}}{V_{in} * T_{on}}$$

Once the product of Vin\*Ton is constant, the switching frequency keeps constant and is independent of input voltage.

An external resistor between the IN and TON pins sets the switching on-time according to the following curves:










Figure 3. Ton vs. Rton Curves for AOZ2380QI

A further simplified equation will be:

$$F_{sw}(KHz) = \frac{V_{out}(V)}{V_{in}(V) \cdot T_{on}(nS)} \cdot 10^6$$

If V<sub>o</sub> is 1.05V, V<sub>in</sub> is 19V, and set Fs=500kHz. According to to the equation above, Ton=110nS is needed. Finally, use the T<sub>on</sub> to R<sub>ton</sub> curve, we can find out R<sub>ton</sub> is  $82k\Omega$ .

This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator.

Rev. 1.1 July 2022 **www.aosmd.com** Page 10 of 17



#### **True Current Mode Control**

The constant-on-time control scheme is intrinsically unstable if output capacitor's ESR is not large enough as an effective current-sense resistor. Ceramic capacitors usually cannot be used as output capacitor.

The AOZ2380QI senses the low-side MOSFET current and processes it into DC current and AC current information using AOS proprietary technique. The AC current information is decoded and added on the FB pin on phase. With AC current information, the stability of constant-on-time control is significantly improved even without the help of output capacitor's ESR; and thus the pure ceramic capacitor solution can be applicant. The pure ceramic capacitor solution can significantly reduce the output ripple (no ESR caused overshoot and undershoot) and less board area design.

#### **Current-Limit Protection**

The AOZ2380QI has the current-limit protection by using  $R_{\rm dson}$  of the low-side MOSFET to be as current sensing. To detect real current information, a minimum constant off time (300nS typical) is implemented after a constant-on time. If the current exceeds the current-limit threshold, the PWM controller is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the inductor value and input and output voltages. The current limit will keep the low-side MOSFET on and will not allow another high-side on-time, until the current in the low-side MOSFET reduces below the current limit.

After 64 switching cycles, the AOZ2380QI considers this is a true failed condition and thus turns-off both high-side and low-side MOSFETs and latches off. Only when triggered, the enable can restart the AOZ2380QI again.

#### **Output Voltage Under-voltage Protection**

If the output voltage is lower than 50% by over-current or short circuit, AOZ2380QI turns-off both high-side and low-side MOSFET and latches off. Only trigger the enable can restart the AOZ2380QI again.

#### **Output Voltage Over-voltage Protection**

The threshold of OVP is set 20% higher than 0.6V. When the VFB voltage exceeds the OVP threshold, high-side MOSFET is turn-off and low-side MOSFETs is turn-on 1 $\mu$ s, then latch-off.

#### **Power Good Output**

The power good (PGOOD) output, which is an open drain output, requires the pull-up resistor. When the output voltage is 15% below than the nominal regulation voltage for, the

PGOOD is pulled low. When the output voltage is 20% higher than the nominal regulation voltage, the PGOOD is also pull low.

When combined with the under-voltage-protection circuit, this current-limit method is effective in almost every circumstance.

#### **PFM/PWM Mode Selection**

The AOZ2380QI has the selectable PFM (pulse-frequency modulation) and PWM (pulse-width modulation) modes operation by PFM pin setting. When the PFM setting voltage is lower than 0.5V, the AOZ2380QI operates at PFM mode. When PFM setting voltage is higher than 2.5V, the AOZ2380QI operates at PWM mode.

## **Application Information**

The basic AOZ2380QI application circuit is shown in the first page. Component selection is explained below.

#### **Input Capacitor**

The input capacitor must be connected to the IN pins and PGND pin of the AOZ2380QI to maintain steady input voltage and filter out the pulsing input current. A small decoupling capacitor, usually 4.7uF, should be connected to the  $V_{\rm CC}$  pin and AGND pin for stable operation of the AOZ2380QI. The voltage rating of input capacitor must be greater than maximum input voltage plus ripple voltage.

The input ripple voltage can be approximated by equation below:

$$\Delta V_{IN} = \frac{I_O}{f \times C_{IN}} \times (1 - \frac{V_O}{V_{IN}}) \times \frac{V_O}{V_{IN}}$$

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor. For a buck circuit, the RMS value of input capacitor current can be calculated by:

$$I_{\mathit{CIN\_RMS}} = I_{\mathit{O}} \times \sqrt{\frac{V_{\mathit{O}}}{V_{\mathit{IN}}} (1 - \frac{V_{\mathit{O}}}{V_{\mathit{IN}}})}$$

if let *m* equal the conversion ratio:

$$\frac{V_O}{V_{IN}} = m$$

The relation between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure. 4. It can be seen that when  $V_O$  is half of  $V_{IN}$ ,  $C_{IN}$  is under the worst current stress. The worst current stress on  $C_{IN}$  is  $0.5 \cdot I_O$ .






Figure 4.  $I_{CIN}$  vs. Voltage Conversion Ratio

For reliable operation and best performance, the input capacitors must have current rating higher than I<sub>CIN-RMS</sub> at worst operating conditions. Ceramic capacitors are preferred for input capacitors because of their low ESR and high ripple current rating. Depending on the application circuits, other low ESR tantalum capacitor or aluminum electrolytic capacitor may also be used. When selecting ceramic capacitors, X5R or X7R type dielectric ceramic capacitors are preferred for their better temperature and voltage characteristics. Note that the ripple current rating from capacitor manufactures is based on certain amount of life time. Further de-rating may be necessary for practical design requirement.

#### Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is,

$$\Delta I_L = \frac{V_O}{f \times L} \times (1 - \frac{V_O}{V_{IN}})$$

The peak inductor current is:

$$I_{Lpeak} = I_O + \frac{\Delta I_L}{2}$$

High inductance gives low inductor ripple current but requires larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through inductor and switches, which results in less conduction loss. Usually, peak to peak ripple current on inductor is designed to be 30% to 50% of output current.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature. The inductor takes the highest current in a buck circuit. The conduction loss on inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shape and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise. But they cost more than unshielded inductors. The choice depends on EMI requirement, price and size.

#### **Output Capacitor**

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_O = \Delta I_L \times (ESR_{CO} + \frac{1}{8 \times f \times C_O})$$

where  $C_{\text{O}}$  is output capacitor value and  $\mathsf{ESR}_{\mathsf{CO}}$  is the Equivalent Series Resistor of output capacitor.

When low ESR ceramic capacitor is used as output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be simplified to:

$$\Delta V_O = \Delta I_L \times \frac{1}{8 \times f \times C_O}$$

If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_O = \Delta I_L \times ESR_{CO}$$

For lower output ripple voltage across the entire operating temperature range, X5R or X7R dielectric type of ceramic, or other low ESR tantalum are recommended to be used as output capacitors.



In a buck converter, output capacitor current is continuous. The RMS current of output capacitor is decided by the peak to peak inductor ripple current. It can be calculated by:

$$I_{CO\_RMS} = \frac{\Delta I_L}{\sqrt{12}}$$

Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, output capacitor could be overstressed.

#### **Thermal Management and Layout Consideration**

In the AOZ2380QI buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the VIN pin, to the LX pins, to the filter inductor, to the output capacitor and load, and then return to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from inductor, to the output capacitors and load, to the low side switch. Current flows in the second loop when the low side low side switch is on.

In PCB layout, minimizing the two loops area reduces the noise of this circuit and improves efficiency. A ground plane is strongly recommended to connect input capacitor, output capacitor, and PGND pin of the AOZ2380QI.

In the AOZ2380QI buck regulator circuit, the major power dissipating components are the AOZ2380QI and the output inductor. The total power dissipation of converter circuit can be measured by input power minus output power.

$$P_{\textit{total loss}} = V_{\textit{IN}} \,.\, I_{\textit{IN}} - V_{\textit{O}} \,.\, I_{\textit{O}}$$

The power dissipation of inductor can be approximately calculated by DCR of inductor and output current.

$$P_{inductor\_loss} = I_O^2$$
.  $R_{inductor}$ . 1.1

The actual junction temperature can be calculated with poer dissipation in the AOZ2380QI and thermal impedance from junction to ambient.

$$T_{junction} = (P_{total\_loss} - P_{inductor\_loss}) \cdot \theta_{JA} + T_{A}$$

The maximum junction temperature of AOZ2380QI is 150°C, which limits the maximum load current capability. The thermal performance of the AOZ2380QI is strongly affected by the PCB layout. Extra care should be taken by users during design process to ensure that the IC will operate under the recommended environmental conditions.




## **Layout Considerations**

Several layout tips are listed below for the best electric and thermal performance.


- The LX pins and pad are connected to internal low side switch drain. They are low resistance thermal conduction path and most noisy switching node. Connected a large copper plane to LX pin to help thermal dissipation. The inductor need to be placed as close to LX pin as possible.
- The IN pins and pad are connected to internal high side switch drain. They are also low resistance thermal conduction path. Connected a large copper plane to IN pins to help thermal dissipation.
- Connect a large PGND copper plane to PGND pin.
   Thick and short PGND trace could keep power path impedance low.
- Input capacitors should be connected to the IN pin and the PGND pin as close as possible to reduce the switching spikes.
- Decoupling capacitor CVCC should be connected to VCC and AGND as close as possible. Connect this GND to GND layer with vias as shown in below figure. Place CVCC on the same layer with IC.


- 6. Connect AGND to GND layer with vias right close to AGND pin as shown in below figure.
- 7. Voltage divider R1 and R2 should be placed as close as possible to FB and AGND. Place R1 and R2 on the same layer with IC.
- 8. RTON should be connected as close as possible to Pin 7 (TON pin). Place RTON on the same layer with IC.
- 9. A ground plane is preferred; Pin 22, 23, 25 (PGND) must be connected to the ground plane through vias as shown in below figure.
- 10. Sensitive signal traces such as feedback trace must be shielded from all noise sources, especially the LX node.
- 11. The feedback trace should be taken directly from output capacitor pad and use thin trace. FB trace goes through other layer and shielded by GND layer is acceptable.
- No signal should run on nearby layer under the Lx trace or under the inductor.
- Pour copper plane on all unused board area and connect it to stable DC nodes, like VIN, GND or VOUT.






# Package Dimensions, QFN 5x5-28L






**BOTTOM VIEW** 




SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES			
	MIN	NOM	MAX	MIN	NOM	MAX	
А	0.80	0.90	1.00	0.031	0.035	0.039	
A1	0.00		0.05	0.000		0.002	
A2		0.20REF		0.008REF			
D	4.90	5.00	5.10	0.193	0.197	0.201	
D1	3.35	3.45	3.55	0.132	0.136	0.140	
D2	1.16	1.26	1.36	0.046	0.050	0.054	
D3	1.36	1.46	1.56	0.054	0.057	0.061	
D4	0.25	0.35	0.45	0.010	0.014	0.018	
D5	1.69	1.79	1.89	0.067	0.070	0.074	
D6	0.20	0.30	0.40	0.008	0.012	0.016	
Е	4.90	5.00	5.10	0.193	0.197	0.201	
E1	3.53	3.63	3.73	0.139	0.143	0.147	
E2	2.21	2.31	2.41	0.087	0.091	0.095	
E3	1.44	1.54	1.64	0.057	0.061	0.065	
E4	0.40	0.50	0.60	0.016	0.020	0.024	
L	0.35	0.40	0.45	0.014	0.016	0.018	
L1	0.35	0.40	0.45	0.014	0.016	0.018	
L2	3.70	3.75	3.80	0.146	0.148	0.150	
L3	0.35	0.40	0.45	0.014	0.016	0.018	
L4	0.35	0.40	0.45	0.014	0.016	0.018	
L5	0.30	0.35	0.40	0.012	0.014	0.016	
L6	0.35	0.40	0.45	0.014	0.016	0.018	
L7	0.30	0.35	0.40	0.012	0.014	0.016	
L8	0.22	0.27	0.32	0.009	0.011	0.013	
b	0.20	0.25	0.30	0.008	0.010	0.012	
е	0.50REF 0.			0.020REF	, and the second		




# Tape and Reel Dimensions, QFN 5x5-28L






#### QFN5x5 Tape

Leader / Trailer & Orientation





# **Part Marking**



#### **LEGAL DISCLAIMER**

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms\_and\_conditions\_of\_sale

#### LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.