



ALPHA & OMEGA
SEMICONDUCTOR

AOCA32112E

20V Common-Drain Dual N-Channel MOSFET

General Description

- Trench Power MOSFET technology
- Low $R_{SS(ON)}$
- With ESD protection to improve battery performance and safety
- Common drain configuration for design simplicity
- RoHS and Halogen-Free Compliant

Applications




- Battery protection switch
- Mobile device battery charging and discharging

Product Summary

| | |
|----------------------------------|--------|
| V_{SS} | 20V |
| $R_{SS(ON)}$ (at $V_{GS}=4.5V$) | < 48mΩ |
| $R_{SS(ON)}$ (at $V_{GS}=4.0V$) | < 52mΩ |
| $R_{SS(ON)}$ (at $V_{GS}=3.8V$) | < 53mΩ |
| $R_{SS(ON)}$ (at $V_{GS}=3.1V$) | < 60mΩ |
| $R_{SS(ON)}$ (at $V_{GS}=2.5V$) | < 72mΩ |

Typical ESD protection

HBM Class 2



| Orderable Part Number | Package Type | Form | Minimum Order Quantity |
|------------------------------|-----------------------|-------------|-------------------------------|
| AOCA32112E | AlphaDFN 0.97x0.97C_4 | Tape & Reel | 15000 |

Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

| Parameter | Symbol | Rating | Units |
|--|--------------------------------|---------------|--------------|
| Source-Source Voltage | V_{SS} | 20 | V |
| Gate-Source Voltage | V_{GS} | ± 12 | V |
| Source Current(DC) ^{Note1} | I_S $T_A=25^\circ\text{C}$ | 4.5 | A |
| Source Current(Pulse) ^{Note2} | I_{SM} | 40 | |
| Power Dissipation ^{Note1} | P_D $T_A=25^\circ\text{C}$ | 1.1 | W |
| Junction and Storage Temperature Range | T_J, T_{STG} | -55 to 150 | °C |

Thermal Characteristics

| Parameter | Symbol | Typical | Units |
|-----------------------------|---------------------|-----------------|----------------------|
| Maximum Junction-to-Ambient | $t \leq 10\text{s}$ | $R_{\theta JA}$ | $^{\circ}\text{C/W}$ |
| Maximum Junction-to-Ambient | Steady-State | 100 110 | $^{\circ}\text{C/W}$ |

Note 1. I_S rated value is based on bare silicon. Mounted on 70mmx70mm FR-4 board.







Note 2. PW <10 μs pulses, duty cycle 1% max.

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-----------------------------|---------------------------------------|--|----------------|----------|----------|----------|
| STATIC PARAMETERS | | | | | | |
| BV _{SSS} | Source-Source Breakdown Voltage | I _S =250μA, V _{GS} =0V | Test Circuit 6 | 20 | | V |
| I _{SSS} | Zero Gate Voltage Source Current | V _{SS} =20V, V _{GS} =0V T _J =55°C | Test Circuit 1 | | 1 5 | μA |
| I _{GSS} | Gate leakage current | V _{SS} =0V, V _{GS} =±12V | Test Circuit 2 | | ±10 | μA |
| V _{GS(th)} | Gate Threshold Voltage | V _{SS} =V _{GS} , I _S =250μA | Test Circuit 3 | 0.5 | 0.85 | 1.3 |
| R _{SS(ON)} | Static Source to Source On-Resistance | V _{GS} =4.5V, I _S =3A T _J =125°C | Test Circuit 4 | 28 39 | 40 56 | 48 68 |
| | | V _{GS} =4.0V, I _S =3A | Test Circuit 4 | 29 | 42 | 52 |
| | | V _{GS} =3.8V, I _S =3A | Test Circuit 4 | 30 | 43 | 53 |
| | | V _{GS} =3.1V, I _S =3A | Test Circuit 4 | 34 | 48 | 60 |
| | | V _{GS} =2.5V, I _S =3A | Test Circuit 4 | 40 | 57 | 72 |
| g _{FS} | Forward Transconductance | V _{SS} =5V, I _S =3A | Test Circuit 3 | | 20 | S |
| V _{FSS} | Forward Source to Source Voltage | I _S =1A, V _{GS} =0V | Test Circuit 5 | | 0.72 | 1 |
| DYNAMIC PARAMETERS | | | | | | |
| R _g | Gate resistance | f=1MHz | | 1.5 | | KΩ |
| SWITCHING PARAMETERS | | | | | | |
| Q _g | Total Gate Charge | V _{G1S1} =4.5V, V _{SS} =10V, I _S =3A | | 11.5 | | nC |
| t _{D(on)} | Turn-On Delay Time | V _{G1S1} =4.5V, V _{SS} =10V, R _L =3.3Ω, R _{GEN} =3Ω Circuit8 | Test | 0.2 | | μs |
| t _r | Turn-On Rise Time | | | 0.5 | | μs |
| t _{D(off)} | Turn-Off Delay Time | | | 1.0 | | μs |
| t _f | Turn-Off Fall Time | | | 1.0 | | μs |

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 7: Gate-Charge Characteristics




Figure 8: Maximum Forward Biased Safe Operating Area (Note1)




Figure 9: Single Pulse Power Rating Junction-to-Ambient (Note1)







Figure 10: Normalized Maximum Transient Thermal Impedance (Note1)


TEST CIRCUIT 1 Isss


 POSITIVE VSS FOR ISSS+
 NEGATIVE VSS FOR ISSS-

TEST CIRCUIT 2 Igss1,2


 POSITIVE VGS FOR IGSS1+
 NEGATIVE VGS FOR IGSS1-
 When FET1 is measured
 between GATE and SOURCE
 of FET2 are shorted

TEST CIRCUIT 3 Vgs(off)

 When FET1 is measured
 between GATE and SOURCE
 of FET2 are shorted

TEST CIRCUIT 4 Rss(on)



Vss/Is





TEST CIRCUIT 5 Vf(ss)1,2

 When FET1 measured
 FET2 VGS=4.5V

TEST CIRCUIT 6 BVdss

 POSITIVE VSS FOR ISSS+
 NEGATIVE VSS FOR ISSS-

TEST CIRCUIT 7 BVgs01,2

 POSITIVE VSS FOR ISSS+
 NEGATIVE VSS FOR ISSS-

 When FET1 is measured
 between GATE and SOURCE
 of FET2 are shorted

**TEST CIRCUIT 8
Switching time**


Gate Charge Test Circuit & Waveform

Resistive Switching Test Circuit & Waveforms

Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

Diode Recovery Test Circuit & Waveforms
