ALPHA & OMEGA SEMICONDUCTOR

AOGT060V60DE2

600V, αMOS E2™ N-Channel Power Transistor

General Description

- αMOS E2 Tech
- Excellent $R_{DS(ON)}$*A
- Optimized switching parameters for better EMI performance
- Enhanced body diode for robustness
- RoHS 2.0 and Halogen-Free Compliant

Applications

- SMPS Active Bridge, Totem PFC, Hard-switching PFC, LLC, Phase-Shift,Half Bridge, Full Bridge topologies
- Server, Telecom, Solar, Workstation, Motor Driver,ATX and PC Power

Product Summary

V_{DS} @ $T_{j,max}$	700V
I_{DM}	200A
$R_{DS(ON),max}$	< 0.06Ω
$Q_{g,typ}$	85nC
E_{oss} @ 400V	8.9μJ

100% UIS Tested
100% R_g Tested

GREEN Product

GTPAK™

Top View



Bottom View



Top View





Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOGT060V60DE2	GTPAK™	Tape & Reel	1800

Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V_{DS}	600	V
Gate-Source Voltage		V_{GS}	±20	V
Continuous Drain Current	T_C=25°C	I_D	50	A
	T_C=100°C		32	
Pulsed Drain Current [C]		I_{DM}	200	
Avalanche Current [C]		I_{AR}	6	A
Repetitive avalanche energy [C]		E_{AR}	18	mJ
Single pulsed avalanche energy [G]		E_{AS}	270	mJ
MOSFET dv/dt ruggedness, V_{DS}=0~400V		dv/dt	120	V/ns
Diode reverse recovery			70	V/ns
VDS=0 to 400V,IF<=45A,Tj=25°C		di/dt	1300	A/us
Power Dissipation [B]	T_C=25°C	P_D	378	W
	Derate above 25°C		3	W/°C
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds		T_L	300	°C

Thermal Characteristics

Parameter		Symbol	Typical	Maximum	Units
Maximum Junction-to-Ambient [A]	t ≤ 10s	$R_{\theta JA}$	10	15	°C/W
Maximum Junction-to-Ambient [A,D]	Steady-State		32	40	°C/W
Maximum Junction-to-Case		$R_{\theta JC}$	0.26	0.33	°C/W

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	I_D=250µA, V_{GS}=0V, T_J=25°C	600			V
		I_D=10mA, V_{GS}=0V, T_J=150°C		700		
BV_{DSS} /ΔTJ	Breakdown Voltage Temperature Coefficient	I_D=10mA, V_{GS}=0V		0.55		V/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS}=600V, V_{GS}=0V			10	µA
		V_{DS}=480V, T_J=125°C		75		
I_{GSS}	Gate-Body leakage current	V_{DS}=0V, V_{GS}=±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS}=5V, I_D=250µA	2.8	3.5	4.2	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	V_{GS}=10V, I_D=20A		0.054	0.060	Ω
g_{FS}	Forward Transconductance	V_{DS}=10V, I_D=20A		32		S
V_{SD}	Diode Forward Voltage	I_S=20A,V_{GS}=0V		1	1.2	V
I_S	Maximum Body-Diode Continuous Current				50	A
I_{SM}	Maximum Body-Diode Pulsed Current [C]				200	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	V_{GS}=0V, V_{DS}=100V, f=1MHz		2525		pF
C_{oss}	Output Capacitance			92		pF
$C_{o(er)}$	Effective output capacitance, energy related [H]	V_{GS}=0V, V_{DS}=0 to 480V, f=1MHz		93		pF
$C_{o(tr)}$	Effective output capacitance, time related [I]			746		pF
C_{rss}	Reverse Transfer Capacitance	V_{GS}=0V, V_{DS}=100V, f=1MHz		1.4		pF
R_g	Gate resistance	f=1MHz		3.6		Ω
SWITCHING PARAMETERS						
Q_g	Total Gate Charge	V_{GS}=10V, V_{DS}=480V, I_D=20A		85		nC
Q_{gs}	Gate Source Charge			16		nC
Q_{gd}	Gate Drain Charge			46		nC
$t_{D(on)}$	Turn-On DelayTime	V_{GS}=10V, V_{DS}=400V, I_D=20A, R_G=5Ω		34		ns
t_r	Turn-On Rise Time			50		ns
$t_{D(off)}$	Turn-Off DelayTime			125		ns
t_f	Turn-Off Fall Time			26		ns
t_{rr}	Body Diode Reverse Recovery Time	I_F=20A, dI/dt=100A/µs, V_{DS}=400V		138		ns
I_{rm}	Peak Reverse Recovery Current			11		A
Q_{rr}	Body Diode Reverse Recovery Charge			0.9		µC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(MAX)}$=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}$=150° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$=150° C. The SOA curve provides a single pulse rating.

G. L=60mH, I_{AS}=3A, R_G=25Ω, Starting T_J=25° C.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.

I. $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.

J. $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 1: On-Region Characteristics



Figure 2: Transfer Characteristics



Figure 3: On-Resistance vs. Drain Current and Gate Voltage



Figure 4: On-Resistance vs. Junction Temperature



Figure 5: Break Down vs. Junction Temparature



Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 7: Gate-Charge Characteristics



Figure 8: Capacitance Characteristics



Figure 9: Coss stored Energy



Figure 10: Current De-rating (Note F)



Figure 11: Maximum Forward Biased Safe Operating Area (Note F)



Figure 12: Power De-rating (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 13: Single Pulse Power Rating Junction-to-Case (Note F)



Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)



Figure 15: Normalized Maximum Transient Thermal Impedance (Note F)



Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms