



**ALPHA & OMEGA**  
SEMICONDUCTOR

**AONK40202**

**25V N-Channel MOSFET**

### General Description

- AlphaSGT™ N-Channel Power MOSFET technology
- Source down package with center gate
- Low  $R_{DS(ON)}$
- Logic level
- Low Gate Charge
- High Current Capability
- RoHS 2.0 and Halogen-Free Compliant

### Applications

- Synchronous Rectification
- DC-DC low side FET

### Product Summary


$V_{DS}$	25V
$I_D$ (at $V_{GS}=10V$ )	319A
$R_{DS(ON)}$ (at $V_{GS}=10V$ )	< 0.7mΩ
$R_{DS(ON)}$ (at $V_{GS}=4.5V$ )	< 0.86mΩ

100% UIS Tested  
100%  $R_g$  Tested


Max  $T_j=175^\circ C$





DFN 3.3x3.3B



Bottom View



PIN 1



### Orderable Part Number

AONK40202

### Package Type

DFN3.3x3.3B

### Form

Tape & Reel

### Minimum Order Quantity

3000

### Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	25	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current <small><math>T_C=25^\circ C</math></small>	$I_D$	319	A
		224	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	644	
Continuous Drain Current <small><math>T_A=25^\circ C</math></small>	$I_{DSM}$	75	A
		63	
Avalanche Current <sup>C</sup>	$I_{AS}$	60	A
Avalanche energy <small><math>L=0.01mH</math></small> <sup>C</sup>	$E_{AS}$	18	mJ
Power Dissipation <sup>B</sup> <small><math>T_C=25^\circ C</math></small>	$P_D$	107	W
		53	
Power Dissipation <sup>A</sup> <small><math>T_A=25^\circ C</math></small>	$P_{DSM}$	6	W
		4.2	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 175	°C

### Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup> <small><math>t \leq 10s</math></small>	$R_{\theta JA}$	20	25	°C/W
		35	45	°C/W
Maximum Junction-to-Case	Steady-State $R_{\theta JC}$	0.85	1.4	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	25			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=25\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	$\mu\text{A}$
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 12\text{V}$			$\pm 100$	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1	1.4	1.8	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$	0.57	0.7	0.92	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$	0.75	0.92	0.68	$\text{m}\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$	210			S
$V_{SD}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$	0.67	1	1	V
$I_S$	Maximum Body-Diode Continuous Current				130	A
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=12.5\text{V}, f=1\text{MHz}$		5850		pF
$C_{oss}$	Output Capacitance			1680		pF
$C_{rss}$	Reverse Transfer Capacitance			200		pF
$R_g$	Gate resistance	$f=1\text{MHz}$	0.4	0.85	1.3	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=12.5\text{V}, I_D=20\text{A}$		83	116	nC
$Q_g(4.5\text{V})$	Total Gate Charge			37	55	nC
$Q_{gs}$	Gate Source Charge			13.3		nC
$Q_{gd}$	Gate Drain Charge			9.6		nC
$t_{D(\text{on})}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=12.5\text{V}, R_L=0.625\Omega, R_{\text{GEN}}=3\Omega$		11.7		ns
$t_r$	Turn-On Rise Time			16.7		ns
$t_{D(\text{off})}$	Turn-Off DelayTime			67		ns
$t_f$	Turn-Off Fall Time			11.5		ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		22		ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		58		nC

A. The value of  $R_{JJA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^\circ\text{ C}$ . The Power dissipation  $P_{\text{DSM}}$  is based on  $R_{JJA} \leq 10\text{s}$  and the maximum allowed junction temperature of  $175^\circ\text{ C}$ . The value in any given application depends on the user's specific board design, and the maximum temperature of  $175^\circ\text{ C}$  may be used if the PCB allows it.

B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=175^\circ\text{ C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(\text{MAX})}=175^\circ\text{ C}$ .

D. The  $R_{JJA}$  is the sum of the thermal impedance from junction to case  $R_{JJC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 $\mu\text{s}$  pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=175^\circ\text{ C}$ . The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{ C}$ .

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:

[http://www.aosmd.com/terms\\_and\\_conditions\\_of\\_sale](http://www.aosmd.com/terms_and_conditions_of_sale)



## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)









Figure 6: Body-Diode Characteristics (Note E)

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 7: Gate-Charge Characteristics**

**Figure 8: Capacitance Characteristics**

**Figure 9: Maximum Forward Biased Safe Operating Area (Note F)**

**Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)**

**Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)**





**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 12: Power De-rating (Note F)**

**Figure 13: Current De-rating (Note F)**

**Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note G)**

**Figure 15: Normalized Maximum Transient Thermal Impedance (Note G)**

Figure A: Gate Charge Test Circuit &amp; Waveforms




Figure B: Resistive Switching Test Circuit &amp; Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit &amp; Waveforms




Figure D: Diode Recovery Test Circuit &amp; Waveforms

