



General Description

- α MOS E2 Tech
- Excellent $R_{DS(ON)}$ *A
- Optimized switching parameters for better EMI performance
- Enhanced body diode for robustness
- RoHS 2.0 and Halogen-Free Compliant



Applications

- SMPS Active Bridge, Totem PFC, Hard-switching PFC, LLC, Phase-Shift, Half Bridge, Full Bridge topologies
- Server, Telecom, Solar, Workstation, Motor Driver, ATX and PC Power

Product Summary

$V_{DS} @ T_{J,max}$	700V
I_{DM}	200A
$R_{DS(ON),max}$	< 0.06 Ω
$Q_{g,typ}$	85nC
$E_{oss} @ 400V$	8.9 μ J

100% UIS Tested
100% R_g Tested



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOTL060V60DE2	TOLLB	Tape & Reel	2000

Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	600	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	$T_C=25^\circ\text{C}$	50
		$T_C=100^\circ\text{C}$	32
Pulsed Drain Current ^C	I_{DM}	200	A
Avalanche Current ^C	I_{AR}	6	A
Repetitive avalanche energy ^C	E_{AR}	18	mJ
Single pulsed avalanche energy ^G	E_{AS}	270	mJ
MOSFET dv/dt ruggedness, $V_{DS}=0\sim 400V$	dv/dt	120	V/ns
Diode reverse recovery		70	V/ns
$V_{DS}=0$ to 400V, $I_F \leq 45A$, $T_J=25^\circ\text{C}$	di/dt		1300
			A/us
Power Dissipation ^B	P_D	$T_C=25^\circ\text{C}$	390
		Derate above 25 $^\circ\text{C}$	3.1
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	T_L	300	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typical	Maximum	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	10	15	$^\circ\text{C}/\text{W}$
Maximum Junction-to-Ambient ^{A,D}		Steady-State	40	50
Maximum Junction-to-Case	$R_{\theta JC}$	0.25	0.32	$^\circ\text{C}/\text{W}$

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
STATIC PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V, T _J =25°C	600			V	
		I _D =10mA, V _{GS} =0V, T _J =150°C		700			
BV _{DSS} /ΔT _J	Breakdown Voltage Temperature Coefficient	I _D =10mA, V _{GS} =0V		0.55		V/°C	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =600V, V _{GS} =0V			10	μA	
		V _{DS} =480V, T _J =125°C		75			
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V			±100	nA	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =5V, I _D =250μA	2.8	3.5	4.2	V	
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A		0.054	0.060	Ω	
g _{FS}	Forward Transconductance	V _{DS} =10V, I _D =20A		32		S	
V _{SD}	Diode Forward Voltage	I _S =20A, V _{GS} =0V		1	1.2	V	
I _S	Maximum Body-Diode Continuous Current				50	A	
I _{SM}	Maximum Body-Diode Pulsed Current ^C				200	A	
DYNAMIC PARAMETERS							
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz		2525		pF	
C _{oss}	Output Capacitance				92		pF
C _{o(er)}	Effective output capacitance, energy related ^H	V _{GS} =0V, V _{DS} =0 to 480V, f=1MHz		94		pF	
C _{o(tr)}	Effective output capacitance, time related ^I				746		pF
C _{rss}	Reverse Transfer Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz		1.4		pF	
R _g	Gate resistance	f=1MHz		3.6		Ω	
SWITCHING PARAMETERS							
Q _g	Total Gate Charge	V _{GS} =10V, V _{DS} =480V, I _D =20A		85		nC	
Q _{gs}	Gate Source Charge				16		nC
Q _{gd}	Gate Drain Charge				46		nC
t _{D(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =400V, I _D =20A, R _G =5Ω		34		ns	
t _r	Turn-On Rise Time				50		ns
t _{D(off)}	Turn-Off Delay Time				125		ns
t _f	Turn-Off Fall Time				26		ns
t _{rr}	Body Diode Reverse Recovery Time				138		ns
I _{rm}	Peak Reverse Recovery Current	I _F =20A, dI/dt=100A/μs, V _{DS} =400V		11		A	
Q _{rr}	Body Diode Reverse Recovery Charge			0.9		μC	

A. The value of R_{θJA} is measured with the device in a still air environment with T_A=25° C.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C.. Single pulse width limited by junction temperature T_{J(MAX)}=150° C

D. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

G. L=60mH, I_{AS}=3 A, R_G=25Ω, Starting T_J=25° C.

H. C_{o(er)} is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{(BR)DSS}.

I. C_{o(tr)} is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{(BR)DSS}.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:

http://www.aosmd.com/terms_and_conditions_of_sale

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: Break Down vs. Junction Temperature




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Coss stored Energy




Figure 10: Current De-rating (Note F)




Figure 11: Maximum Forward Biased Safe Operating Area (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS








Figure 12: Normalized Maximum Transient Thermal Impedance (Note F)



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

