



General Description

The AOZ13987DI-04 is a protection switch intended for applications that require reverse current protection. The input operating voltage range is between 3.4 V and 23 V, and both VIN and VOUT terminals are rated at 28 V Absolute Maximum. The power switch is capable for 20 A surge current for 10 ms. AOZ13987DI-04 provides under-voltage lockout, over-voltage, and over-temperature protection. The FLTB pin flags thermal shutdown and over-voltage faults.

AOZ13987DI-04 is the ideal solution for multi-port Type-C PD current sinking application. The Ideal Diode True Reverse Current Blocking (IDTRCB) feature prevents VIN to rise due to reverse current flow from VOUT under all conditions.

An internal soft-start circuit controls inrush current due to highly capacitive loads and the slew rate can be adjusted using an external capacitor. The integrated back-to-back MOSFET offer industry's lowest ON resistance and highest SOA to safely handle high current and a wide range of output capacitances on VOUT.

The AOZ13987DI-04 is available in a thermally enhanced 3 mm x 3 mm DFN-12L package which can operate over -40 °C to +125 °C junction temperature range.

Features


- 8A continuous sink current
- 20A peak current for 10 ms @ 2 % duty cycle
- 20 mΩ typical ON resistance
- 3.4 V to 23 V operating input voltage
- VIN and VOUT are rated 28 V Abs max
- Ideal Diode True Reverse Current Blocking (IDTRCB)
- Programmable Soft-Start
- VIN Under-Voltage Lockout (UVLO)
- VIN Over-Voltage Lockout (OVLO)
- Thermal Shutdown Protection
- Startup Short Circuit Protection
- IEC61000-4-2: ±8 kV on VIN and VOUT
- IEC61000-4-5: 35 V on VIN and VOUT, No Cap
- Thermally Enhanced DFN3x3-12L package

Applications


- Thunderbolt/USB Type-C PD power switch
- Notebooks computer barrel jack
- Docking Stations / Dongles
- Power ORing applications



Typical Application



Dual Port Typical Application




Ordering Information

Part Number	Junction Temperature Range	Package	Environmental
AOZ13987DI-04	-40°C to +125°C	DFN3x3-12L	RoHS



AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit <https://aosmd.com/sites/default/files/media/AOSGreenPolicy.pdf> for additional information. standards.

Pin Configuration



DFN3x3-12L
(Top Transparent View)

Pin Description

Pin Number	Pin Name	Pin Function
1, 2	VOUT	Output pins. Connect to internal load.
3	DNC	Do Not Connect. Internally connected to Exposed Pad (EXP).
4	CAP	Connect a 22 nF Capacitor to GND.
5	EN	Enable Active High.
6	GND	Ground.
7	SS	Soft-start pin. Connect a capacitor CSS from SS to GND to set the soft-start time.
8	FLT	Fault Indicator, Open-drain output. Pull low after a fault condition is detected.
9, 10	VIN	Connect to adapter or power input. Place a 10 µF capacitor from VIN to GND.
11	DNC	Do Not Connect. Internally connected to VIN.
12	NC	No Connect.
EXP	EXP	Exposed Thermal Pad. It is the common drain node for the power switches and it must be electrically isolated. Solder to a metal surface directly underneath the EXP and connect to floating copper thermal pads on multiple PCB layers through many VIAs. For best thermal performance, make the floating copper pads as large as possible.

Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
VIN, VOUT to GND	-0.3 V to +28 V
EN, SS, FLTB to GND	-0.3 V to +6 V
CAP to VIN	-0.3 V to +6 V
Junction Temperature (T _J)	+150 °C
Storage Temperature (T _S)	-65 °C to +150 °C
ESD Rating HBM All Pins ⁽¹⁾	±4 kV
IEC 61000-4-2 at VIN and VOUT	±8 kV

Note:

1. Devices are inherently ESD sensitive, handling precautions are required. Human body model is a 100pF capacitor discharging through a 1.5 kΩ resistor.

Recommended Operating Conditions

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
Supply Voltage VIN	3.4 V to 23 V
EN, FLTB	0 V to 5.5 V
CAP to VIN	0V to 5.5V
DC Fully On Switch Current (ISW)	0A to 8A
Peak Switch Current (ISW) for 10 ms @ 2% Duty Cycle	20A
Junction Temperature (T _J)	-40 °C to +125 °C

Electrical Characteristics

T_A = 25 °C, V_{IN} = 20 V, EN = 5 V, C_{IN} = 10 μF, C_{OUT} = 10 μF, C_{SS} = 5.6 nF, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
General						
V _{IN}	Input Supply Voltage		3.4		23	V
V _{UVLO}	Under-Voltage Lockout Threshold	VIN rising	3.0		3.35	V
V _{UVLO_HYS}	Under-Voltage Lockout Hysteresis			250		mV
I _{VIN_ON}	Input Quiescent Current	I _{OUT} = 0A, R _{LIM} = 2.8 kΩ		500	750	μA
I _{VIN_OFF}	Input Shutdown Current	EN = 0 V		32	48	μA
I _{VOUT_OFF}	Output Leakage Current	VOUT = 20 V, VIN = 0 V, EN = 0 V		32	48	μA
R _{ON_20V}	Switch On Resistance ⁽²⁾	I _{VOUT} = 1 A		20		mΩ
R _{ON_5V}		VIN = 5V, I _{VOUT} = 1 A		21		mΩ
V _{EN_H}	Enable Input Logic High Threshold	EN rising			1.4	V
V _{EN_L}	Enable Input Logic Low Threshold	EN falling	0.6			V
R _{EN_LO}	EN Input Pull-down Resistance		475	730	985	kΩ
V _{FLTB_LO}	FLTB Pull-down Voltage	FLTB sinking 3 mA		0.3		V
Input Over-Voltage Protection						
V _{OVP}	Over-Voltage Protection Threshold	VIN rising	23	24	25	V
t _{OVP_DEB}	Over-Voltage Protection Debounce Time	Latch off. No restart.		512		μs
True Reverse Current Blocking (TRCB)						
V _{IDRCB}	Ideal Diode TRCB Regulation Voltage	VIN – VOUT		35		mV
V _{FRCB}	Fast TRCB Threshold	VOUT - VIN		50		mV
t _{TRCB_DEL}	TRCB Delay Time			0.5		μs

Note:

2. RON is tested at 1A in test mode to bypass ideal diode regulation.

Electrical Characteristics

$T_A = 25\text{ }^{\circ}\text{C}$, $V_{IN} = 20\text{ V}$, $EN = 5\text{ V}$, $C_{IN} = 10\text{ }\mu\text{F}$, $C_{OUT} = 10\text{ }\mu\text{F}$, $C_{SS} = 5.6\text{ nF}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Dynamic Timing Characteristics						
t_{D_ON}	Turn-On Delay Time	From EN rising edge to VOUT reaching 10% of VIN		8		ms
t_{ON}	Turn-On Rise Time	VOUT from 10% to 90%		1.9		ms
t_{SCP_RST}	SCP Restart Time	During soft start		64		ms
Thermal Shutdown Protection						
T_{SD}	Thermal Shutdown Threshold	Temperature rising. System latch off.		140		$^{\circ}\text{C}$
Start Up Short Circuit Protection						
I_{SCP}	Current Limit Threshold for Short Circuit Protection	During start up	13			A


Thermal Characteristics

Symbol	Parameters	Condition	Min.	Typ.	Max.	Units
$R_{th(J-C)}$	Thermal Resistance from junction to case ⁽³⁾			2		$^{\circ}\text{C/W}$
$R_{th(J-A)}$	Thermal Resistance from junction to ambient ⁽³⁾			35		$^{\circ}\text{C/W}$

Note:

3. Thermal resistance measured on AIS 4layer EVB

Functional Block Diagram



Timing Diagrams




Figure 1. Turn-on Delay and Turn-on Time





Figure 2. Over-Voltage Protection


Typical Characteristics

$T_A = 25^\circ\text{C}$, $V_{IN} = 20\text{ V}$, $E_N = 5\text{ V}$, $C_{IN} = 10\text{ }\mu\text{F}$, $C_{OUT} = 10\text{ }\mu\text{F}$, $C_{SS} = 5.6\text{ nF}$, $C_{CAP} = 22\text{ nF}$, unless otherwise specified.


Soft Start Delay Time
($V_{IN} = 5\text{ V}$, $R_{OUT} = 0.6\text{ }\Omega$)




Soft Start Delay Time
($V_{IN} = 20\text{ V}$, $R_{OUT} = 2.8\text{ }\Omega$)




Soft Start Ramp
($V_{IN} = 5\text{ V}$, $R_{OUT} = 0.6\text{ }\Omega$)




Soft Start Ramp
($V_{IN} = 20\text{ V}$, $R_{OUT} = 2.8\text{ }\Omega$)



Shut Down
($V_{IN} = 5\text{ V}$, $R_{OUT} = 0.6\text{ }\Omega$)




Shut Down
($V_{IN} = 20\text{ V}$, $R_{OUT} = 2.8\text{ }\Omega$)




Typical Characteristics

$T_A = 25^\circ\text{C}$, $V_{IN} = 20\text{ V}$, $E_N = 5\text{ V}$, $C_{IN} = 10\text{ }\mu\text{F}$, $C_{OUT} = 10\text{ }\mu\text{F}$, $C_{SS} = 5.6\text{ nF}$, $C_{CAP} = 22\text{ nF}$, unless otherwise specified.


Fast True Reverse Current Blocking
($V_{IN} = 20\text{ V}$, $R_{OUT} = 20\text{ }\Omega$)



Ideal Diode True Reverse Current Blocking
($V_{IN} = 20\text{ V}$, $R_{OUT} = 4\text{ }\Omega$)



Over Voltage Protection



Typical Characteristics

$T_A = 25^\circ\text{C}$, unless otherwise specified.




Figure 3. Quiescent Current vs VIN




Figure 4. Shutdown Current vs VIN




Figure 5. On Resistance vs VIN




Figure 6. On Resistance vs Temperature
(VIN = 20 V)




Figure 7. VOUT Reverse Current Leakage vs Temperature




Figure 8. Ideal Diode Regulation Voltage vs I_{OUT}

Detailed Description

The AOZ13987DI-04 is a high-side protection switch with programmable soft-start, over-voltage, and over-temperature protections. It is capable of operating from 3.4 V to 23 V.

The internal power switch consists of back-to-back connected MOSFET. When the switch is enabled, the overall resistance between VIN and VOUT is only 20 mΩ, minimizing power loss and heat generation. The back-to-back configuration of MOSFET completely isolates VIN and VOUT when the switch is turned off, preventing leakage between the two pins.

Power Delivery Capability

During start-up, the voltage at VOUT linearly ramps up to the VIN voltage over a period of time set by the soft-start time. This ramp time is referred to as the soft-start time and is typically in milliseconds. Figure 9 illustrates the soft-start condition and power dissipation.




Figure 9. Soft-Start Power Dissipation

During this soft-start time, there will be a large voltage across the power switch. Also, there will be current I_{SW} through the switch to charge the output capacitance. In addition, there may be load current to the downstream system as well. This total current is calculated as:

$$I_{SW} = C_{VOUT} \left(\frac{dVOUT}{dt} \right) + I_{SYS}$$

In the soft-start condition, the switch is operating in the linear mode, and power dissipation is high. The ability to handle this power is largely a function of the power MOSFET linear mode SOA and good package thermal performance $R_{\theta JC}$ (Junction-to-Case) as the soft-start ramp time is in milliseconds. $R_{\theta JA}$ (Junction-to-Ambient), which is more a function of PCB thermal performance, doesn't play a role.

With a high-reliability MOSFET as the power switch and superior packaging technology, the AOZ13987DI-04 is capable of dissipating this power. The power dissipated is:

$$Power\ Dissipation = I_{SW} \times (VIN - VOUT)$$

To calculate the average power dissipation during the soft-start period: $\frac{1}{2}$ of the input voltage should be used as the output voltage will ramp towards the input voltage, as shown in Figure 9.

For example, if the output capacitance C_{VOUT} is 10 μF , the input voltage VIN is 20 V, the soft-start time is 2 ms, and there is an additional 1 A of system current (I_{SYS}), then the average power being dissipated by the part is:

$$I_{SW} = 10\mu F \left(\frac{20V}{2ms} \right) + 1A = 1.1A$$

$$Average\ Power\ Dissipation = 1.1A \times \frac{20V}{2} = 11W$$

Referring to the SOA curve in Figure 10, the maximum power allowed for 2 ms is 120 W (6 A x 20 V or 12 A x 10 V). The AOZ13987DI-04 power switch is robust enough to drive a large output capacitance with load in reasonable soft-start time.




Figure 10. Safe Operating Area (SOA) Curves for Power Switch

After soft-start is completed, the power switch is fully on, and it is at its lowest resistance under heavy load condition. The power switch acts as a resistor. Under this condition, the power dissipation is much lower than the soft-start period. However, as this is a continuous current, a low on-resistance is required to minimize power dissipation. Attention must be paid to board layout so that losses dissipated in the sinking switch are dissipated to the PCB and hence the ambient.

With a low on-resistance of 20 mΩ, the AOZ13987DI-04 provides the most efficient power delivery without much resistive power dissipation.

While Type C power delivery is limited to 20 V @ 5 A or a 100W, many high-end laptops require peak currents far in excess of the 5 A. While the thermal design current (TDC) for a CPU may be low, peak current (ICCmax in the case of Intel and EDP in the case of AMD) of many systems is often 2 x thermal design current. These events are typical of short duration (< 2 ms) and low duty cycle, but they are important for system performance as a CPU/GPU capable of operating at several GHz can boost its compute power in those 2 ms peak current events. The AOZ13987DI-04 can handle such short, high current, transient pulses without any reliability degradation, thus enhancing the performance of high-end systems when plugged into the Type C adaptor. The shorter the pulse and the lower the duty cycle, the higher the pulse current that the part can sustain. The part has enough time to dissipate the heat generated from the pulse current with longer off-time, as shown in Figure 11. For example, AOZ13987DI-04 can maintain 20 A for 10 ms with a duty cycle of 2%.




Figure 11. AOZ13987DI-04 Sinking Switch Pulsed Current vs. Duration for a Given Duty Cycle

Enable

The active high EN pin is the ON/OFF control for the power switch. The device is enabled when the EN pin is high and not in UVLO state. The EN pin must be driven to a logic high (V_{EN_H}) or logic low (V_{EN_L}) state to guarantee operation. AOZ13987DI-04 draws about 32 μ A supply current when it is disabled.

Input Under-Voltage Lockout (UVLO)

The internal control circuit is powered from VIN. The under-voltage lockout (UVLO) circuit monitors the voltage at the input pin (VIN) and only allows the power switches to turn on when it is higher than 3.35 V (V_{UVLO}). If VIN is below 3V, the device is in under-voltage lockout state.

Over-Voltage Protection (OVP)

The voltages at VIN pin are constantly monitored once the device is enabled. In case the voltage exceeds the OVP threshold, over-voltage protection is activated:

1. If the power switch is on, it will be turned off after OVP debounce time (t_{OVP_DEB}) to isolate VOUT from VIN;
2. OVP will prevent power switch to be turned on if it is in off state;

In either case FLTB pin is pulled low to report the fault condition. The device can only be re-enabled by either toggling EN pin or cycling the input power supply.

True Reverse Current Blocking

When the device is ON with no load or under light load conditions, it regulates VOUT to be 35 mV below VIN. As the load current is increasing or decreasing, the device adjusts the gate drive to maintain the 35 mV drop from VIN to VOUT. As the load current continues to increase the device increases the gate drive until the gate is fully turned on and VIN to VOUT drop is determined by IR drop through the MOSFET. If for any reason VOUT increases such that VIN to VOUT drop to less than 35 mV, the gate driver forces the switch to turn off.

The AOZ13987DI-04 also features a fast comparator that turns off the power switch upon detection of VOUT – VIN is higher than 50 mV (V_{TRCB}) after TRCB delay time (t_{TRCB_DEL}). When the AOZ13987DI-04 is first enabled or during each auto-restart, power switch will be kept off if VOUT is 50 mV higher than VIN.

Thermal Shutdown Protection

When the die temperature reaches 140 °C, the power switch is turned off. The device can only be re-enabled by either toggling EN pin or cycling the input power supply.

Soft-Start Slew-Rate Control

When EN pin is asserted high, the slew rate control applies voltage on the gate of the power switch in a manner such that the output voltage is ramped up linearly until VOUT reaches VIN voltage level. The output ramps up time (t_{ON}) is programmable by an external soft-start capacitor (C_{SS}). The following formula provides the estimated 10% to 90% ramp up time.

$$t_{ON} = \left(\frac{VIN}{24}\right) * \left\{\left(\frac{C_{SS}}{0.0023}\right) - 100\right\}$$

where C_{SS} is in nF and t_{ON} is in μ s.

System Startup

The device is enabled when $EN \geq 1.4$ V and VIN is higher than UVLO threshold (V_{UVLO}). The device will check if any fault condition exists. If no fault exists, the power switch is turned on and VOUT is then ramped up after enable delay (t_{D_ON}), controlled by the soft-start time (t_{ON}) until VOUT reaches VIN voltage level. Soft start time can be programmed externally through SS input with a capacitor C_{SS} to control in-rush current.

Fault Protection

The AOZ13987DI-04 offers multiple protection against the following fault conditions: VIN over-voltage (OVLO), Reverse Current Blocking when VOUT > VIN, and over temperature.

When the device is first enabled, the power switch is off and fault conditions are checked. If any of these conditions exist:

1. VIN is higher than the OVP threshold (V_{OVLO});
2. Die temperature is higher than thermal shutdown threshold (T_{SD});
3. VOUT is 50 mV (V_{FRCB}) higher than VIN;

The power switch will not be turned on and FLTB pin will be pulled low for OVP and TSD conditions but not TRCB condition to indicate fault status of the device.

The power switch will be turned on once TRCB condition no longer exists. The device will continuously monitor these fault conditions. In addition, the short circuit condition is being monitored during the soft start.

Input Capacitor Selection

The input capacitor prevents large voltage transient from appearing at the input. It also provides the instantaneous current needed when the power switch turns on to charge output capacitors while limiting the input voltage drop. It is also to prevent high-frequency noise on the power line from passing through to the output. The input capacitor should be located as close to the VIN pin as possible. A 10 μ F ceramic capacitor is recommended.

More detailed information on how to protect power switches at hot-plug, unplug, and shutdown events can be found in the application note "Protect USB Type C Power Switch" at Hot-plug/unplug and Shutdown Events."

Output Capacitor Selection

The output capacitor has to supply enough current for a large peak current load that it may encounter during system transient. This bulk capacitance must be large enough to supply fast transient load in order to prevent the output from dropping.

Soft Start and Output Capacitor Selection Guidance

Figure 12 shows the current limit ramp to avoid the large inrush current with large output caps, heavy loads or output shorts. And this current limit ramp increases linearly and reaches to a fixed limit within 2.5ms. With this fixed current limit ramp, the inrush current can be effectively clamped to reduce the current spikes. At initial startup, the internal

FET carries large voltage across from VIN to VOUT and thus generates large power loss. To ensure the internal FET working in safe operation area (SOA), a fixed timer is set to shut down the FET if the inrush current is clamped by current limit ramp around 380 μ s continuously. This timer can be reset once the inrush current drops below the current limit ramp. For short circuit event, the part can shut down after 380 μ s t_{SOA} timer is finished to ensure the parts operate within SOA. In case of large output capacitors, the soft start time needs to increase to avoid the large inrush current to hit the current limit ramp for 380 μ s. The system will restart after 64 ms (t_{SCP_RST}) blanking time. Both current limit and SCP shutdown are disabled after soft start time is finished.




Figure 12. AOZ13987DI-04 Startup Current Limit and SOA Shutdown Scheme

As shown in Figure 13 (a), it is an AOZ13987DI-04 example to hit the 380 μ s t_{SOA} shutdown time. The part is shut down completely to protect the internal FETs for a large output cap at 150 μ F. A normal startup with smaller output cap is shown in Figure 13(b). At initial startup, the VOUT has the delay time of t_d to ramp up to the target internal ramp voltage, which is proportional to the soft start ramp. After this t_d delay, the current is quickly increased and clamped by current limit, while VOUT is charged up until it reaches target ramp voltage. And the current then starts to drop to the charge current for output capacitor. If there is a load current, the current limit clamp time will increase and effectively reduce the allowed charge current for output capacitors. Thus, the allowed maximum output capacitors are reduced if the load current is added.




Figure 13(a). AOZ13987DI-04 Shuts Down after Current Clamps for 380μs, $C_{SS}=5.6$ nF, $C_{OUT} = 150$ μF, No Load




Figure 13(b). AOZ13987DI-04 Normal Startup without Shutdown $C_{SS}=5.6$ nF, $C_{OUT} = 140$ μF, No Load

Although the feature of startup SOA control is implemented to protect internal FETs, it limits the output cap selections for startup. To allow for proper startup, the proper soft start cap is needed to select based on output capacitors, please follow the equations for AOZ13987DI-04. All parameters in the equations need to consider tolerance and temperature, so the results cover all variations to ensure safe startup.

For AOZ13987DI-04 at No Load Startup:

$$C_{SS} \geq (C_{OUT} \times 11.6 + 100) / 332.6$$

C_{SS} : soft start cap (nF)

C_{OUT} : output capacitor value (μF)

Example: for 200 μF cap with 20 % tolerance (the capacitance tolerance depends on temperature, DC bias voltage, size and capacitor types), choose 240 μF as C_{OUT} . And it provides 8 nF. Since 8 nF is not a standard cap value, choose the closest cap value higher than 8 nF and we choose 10 nF as the soft start cap here.

In calculations, it is preferred to leave 10 % to 20 % margins on the selected output cap depending on the cap tolerance. If the calculated soft start cap is not a standard cap value, always choose the closest cap value higher than the calculated cap value.

For startup with load in Type C port application, it is recommended to startup at 5V input and then Type C PD controller programs the input to higher voltage after startup. This is to ensure no startup issue and no issue with FET SOA with large output capacitors.

The recommended maximum C_{OUT} is 600 μF.

Power Dissipation Calculation

The following equation can be used to estimate the power dissipation for normal load condition:

$$Power\ Dissipated = R_{ON} \times (I_{OUT})^2$$

Layout Guidelines

AOZ13987DI-04 is a protection switch designed deliver high current. Layout is critical to remove the heat generated by this current. For the most efficient heat sinking, connect as much copper as possible to the exposed pad. The exposed pad is the common drain of the power switch which must be electrically isolated.

On the top layer expand the exposed pad island as much as possible for optimal thermal performance. The exposed pad copper plane must be electrically isolated. See example in Figure 14.




Figure 14. Top Layer Layout. Maximum Number of VIAs from Top Layer Exposed Pad to Inner Layer.

There are two ways to create thermal islands on the inner layers as showed in Figure 15. The more layers that have these electrically isolated thermal heat sink islands the better the thermal performance will be. Connect all isolated thermal island (top, inner layers and bottom) together with as many VIAs as possible



Figure 15. Inner Layer Layout. Create Electrically Isolated Thermal Island With Flooded Plane.

On the bottom layer, similar to the inner layers, create an isolated thermal island. Typically, there is more area available on the bottom area for a larger thermal pad. The top and bottom layers have better thermal performance than the inner layers because they are exposed to the atmosphere. See example in Figure 16.






Figure 16. Bottom Layer Layout. Create a Large Electrically Isolated Thermal Pad.

Package Dimensions, DFN3x3-12L



RECOMMENDED LAND PATTERN



UNIT: mm


SYMBOLS	DIM. IN MILLIMETERS			DIM. IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.800	0.900	1.000	0.031	0.035	0.039
A1	0.000	0.020	0.050	0.000	0.001	0.002
b	0.200	0.250	0.300	0.008	0.010	0.012
b1	0.700	0.750	0.800	0.028	0.030	0.031
c	0.203 ^{REF}			0.008 ^{REF}		
D	2.900	3.000	3.100	0.114	0.118	0.122
D1	2.400	2.500	2.600	0.094	0.098	0.102
E	2.900	3.000	3.100	0.114	0.118	0.122
E1	1.400	1.500	1.600	0.055	0.059	0.063
e	0.500 ^{BSC}			0.020 ^{BSC}		
L	0.300	0.400	0.500	0.012	0.016	0.020
L1	0.350	0.450	0.550	0.014	0.018	0.022
L2	0.220	0.270	0.320	0.009	0.011	0.013
aaa	0.150			0.006		
bbb	0.100			0.004		
ccc	0.100			0.004		
ddd	0.080			0.003		

NOTE:

- DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
- CONTROLLING DIMENSION IS MILLIMETER.
CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm. AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- COPLANARITY ddd APPLIES TO THE TERMINALS AND ALL OTHER BOTTOM SURFACE METALLIZATION.

Tape and Reel Drawing, DFN3x3-12L

DFN3x3 EP Carrier Tape




UNIT: MM

FEEDING DIRECTION

PACKAGE	A0	B0	K0	D0	D1	E	E1	E2	P0	P1	P2	T
DFN3x3_EP	3.40 ±0.10	3.35 ±0.10	1.10 ±0.10	1.50 +0.10 -0	1.50 +0.10 -0	12.00 ±0.30	1.75 ±0.10	5.50 ±0.05	8.00 ±0.10	4.00 ±0.10	2.00 ±0.05	0.30 ±0.05

DFN3x3 EP REEL




UNIT: MM


TAPE SIZE	REEL SIZE	M	N	W	W1	H	K	S	G	R	V
12 mm	ø330	ø330.00 ±0.50	ø97.00 ±0.10	13.00 ±0.30	17.40 ±1.00	ø13.00 +0.50 -0.20	10.60	2.00 ±0.50	---	---	---

DFN3x3 EP TAPE

Leader / Trailer
& Orientation



Part Marking



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.