

## General Description

AOZ17517QI is a current-limiting protection eFuse targeting applications that require front end protection at the input line. Both VIN and VOUT terminals are rated at 27 V absolute maximum. There is a programmable soft-start feature that controls the inrush current for highly capacitive loads. It also has Input Under-Voltage Lock Out (UVLO), and Thermal Shut Down Protection (TSD). The device can be configured for latch off or auto retry after a fault shutdown.

AOZ17517QI features an internal over current protection circuit that protects the supply from large load current. The over current threshold can be set externally with a resistor. AOZ17517QI also integrates accurate analog current and voltage monitoring signals. It can also be paralleled for higher current applications.

Multiple devices can operate concurrently and seamlessly distribute the current during the startup phase.

AOZ17517QI is available in 5 mm x 5 mm 32-pin QFN package.

## Features

- 4.5V to 20V input voltage operating range
- 60A maximum output current
- 27V abs max voltage rating on VIN and VOUT pin
- Typical RON: 0.65mΩ
- Programmable Output Soft Start
- Programmable Current Limit
- Short-Circuit Protection
- Input Under-Voltage Lock Out (UVLO)
- Thermal Shut Down Protection (TSD)
- Accurate Current Monitor
- Analog Temperature Output
- Current Sharing for Higher Current Applications
- ±2 kV HBM ESD rating
- ±1 kV CDM ESD rating

## Applications

- Server
- PC Card
- Networking
- High power industrial 12 V rail protection



## Typical Application




Figure 1. Stand-alone Application

## Typical Application




Figure 2. Parallel Application


## Ordering Information

Part Number	Fault Recovery	Operating Voltage Range	Package	Environmental
AOZ17517QI-01	Auto-restart	4.5V — 20V	QFN5x5-32L	RoHS
AOZ17517QI-02	Latch-off	4.5V — 20V	QFN5x5-32L	RoHS



AOS products are offered in packages with Pb-free plating and compliant to RoHS standards.  
Please visit <https://aosmd.com/sites/default/files/media/AOSGreenPolicy.pdf> for additional information.

## Pin Configuration



QFN5x5-32L  
(Top Transparent View)

## Pin Description

Pin Number	Pin Name	Pin Function
1	NC1	No Connection1.
2	NC2	No Connection2.
3	FLT_OC	Open-drain output to indicate overcurrent condition. Low indicates the device is in over current condition. The FLT_OC output does not report over current during soft-start.
4	EN	Enable input. Active high.
5	POK	OK status indicator output (Open Drain). Low indicates that the switch was turned off by a fault.
6	DNC1	Do Not Connect1. Reserved for test.
7	VINF	Control circuit power supply input. Connect to VIN pins through an RC filter.
8	DNC2	Do Not Connect2. Reserved (Source sense connection).
9,10,11,12, 13,14,15,16, EPAD	VIN	Supply input. Connected to main power supply.
17	GATE	Gate pin of the internal MOSFET
18	TMON	Analog temperature monitor output.
19	SS	Soft Start control. Connect a capacitor CSS from SS to GND to set the soft start time.
20	GND	Ground
21	VDD	Linear regulator output for biasing internal circuitries. Connect 2.2 uF-10 uF capacitor from this pin to ground.
22	IMON	Analog current monitor output.
23	ISENSE	Current sense feedback output (current). Scaling the voltage developed at this pin with a resistor to ground makes this also an input for several current limiting functions and overcurrent indicator OC.
24	IOCP	Over current threshold setpoint input for normal operation (after soft-start). Connect a 1% resistor RIOCP from IOCP to GND to set the current limit threshold.
25,26,27,28, 29,30,31,32	VOUT	Source of the internal N-Channel MOSFET. Connect to load. They are internally connected together.

## Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
VIN, VIN <sub>F</sub> , VOUT to GND	-0.3V to +27V
VDD to GND	-0.3V to +6V
Signal pins (EN, SS)	-0.3V to +VDD
Junction Temperature (T <sub>J</sub> )	+150 °C
Storage Temperature (T <sub>S</sub> )	-65 °C to +150 °C
ESD Rating HBM All Pins	±2 kV

## Recommended Operating Conditions

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
VIN, VIN <sub>F</sub> to GND	4.5V to 20V
EN, I <sub>sense</sub> , SS, FLT_OC, I <sub>OC</sub> , I <sub>MON</sub> , T <sub>MON</sub> , POK to GND	0V to 5V
Switch DC Current (I <sub>SW</sub> )	0A to 60A
Junction Temperature (T <sub>J</sub> )	-40 °C to +125 °C

## Electrical Characteristics

V<sub>VIN</sub> = V<sub>VINF</sub> = 12.0V, V<sub>EN</sub> = 3.3V, C<sub>VINF</sub> = 0.1 μF, C<sub>VDD</sub> = 4.7 μF, C<sub>TIMON</sub> = 0.1 μF, R<sub>TMON</sub> = 1 kΩ, C<sub>SS</sub> = 100 nF (unless specified otherwise)  
 Min/Max values are valid for the temperature range -40 °C ≤ T<sub>A</sub> = T<sub>J</sub> ≤ 125 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>General</b>						
V <sub>IN</sub>	Input Supply Voltage	R <sub>I<sub>OC</sub></sub> = 121kΩ	4.5		20	V
V <sub>DD</sub>	VDD Output Voltage	I <sub>VDD</sub> = 0mA, VIN <sub>F</sub> = 6V	4.65	5	5.35	V
I <sub>VDD_Capability</sub>	VDD Current Capability	VIN <sub>F</sub> = 5.5V		40		mA
I <sub>VDD_Limit</sub>	VDD Current Limit	VIN <sub>F</sub> = 12V	50	90		mA
V <sub>DD_Dropout</sub>	VDD Dropout Voltage	VIN <sub>F</sub> = 4.5V, I <sub>VDD</sub> = 25mA		200	350	mV
V <sub>DD_UVLO_R</sub>	Under-Voltage Lockout Threshold	VDD rising	3.6	4	4.4	V
V <sub>DD_UVLO_F</sub>	Under-Voltage Lockout Threshold	VDD falling	3.2	3.6	4	V
V <sub>DD_UVLO_HYS</sub>	Under-Voltage Lockout Hysteresis			400		mV
I <sub>IN_ON</sub>	VIN Input Quiescent Current	EN = 3.3V, I <sub>OUT</sub> = 0A		3.5	5	mA
I <sub>IN_OFF</sub>	VIN Input Shutdown Current	EN = 0V		3.5	5	mA
R <sub>ON</sub>	Switch On Resistance	I <sub>OUT</sub> = 1A, T <sub>J</sub> = 25 °C		0.65	1.0	mΩ
<b>Enable</b>						
I <sub>EN</sub>	EN Bias current			5		μA
V <sub>EN_H</sub>	Enable Input Logic High Threshold	EN rising, FET ON	1.2	1.4	1.6	V
V <sub>EN_L</sub>	Enable Input Logic Low Threshold	EN falling	1.1	1.3	1.5	V
V <sub>EN_DIS</sub>	Enable Input Logic Threshold to enable VOUT discharge circuit	EN falling, FET OFF & Vout Discharge Circuit(500 Ω) ON		1.0		V
<b>Output Ramp Control (SS)</b>						
I <sub>SS</sub>	SS charging current	VSS = 0V		6		μA
A <sub>VSS</sub>	Gain to VOUT			8		V/V
<b>IMON/ISENSE</b>						
IMON/IOUT ISENSE/IOUT	IMON/IOUT gain or ISENSE/IOUT gain			10		μA/A
Accuracy (single eFuse)	IMON or ISENSE Accuracy	IOUT = 10A T <sub>A</sub> = 25 °C	-3.0		+3.0	%
		IOUT > 10A T <sub>A</sub> = 25 °C (Note 1)	-3.0		+3.0	%
		IOUT > 10A T <sub>A</sub> = 0 to 85 °C (Note 1)	-4.5		+4.5	%

## Electrical Characteristics

$V_{VIN} = V_{VIN} = 12.0V$ ,  $V_{EN} = 3.3V$ ,  $C_{VIN} = 0.1\mu F$ ,  $C_{VDD} = 4.7\mu F$ ,  $C_{TMON} = 0.1\mu F$ ,  $R_{TMON} = 1k\Omega$ ,  $C_{SS} = 100nF$  (unless specified otherwise)  
 Min/Max values are valid for the temperature range  $-40^{\circ}C \leq T_A = T_J \leq 125^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>Over Current Protection (OCP)</b>						
$V_{CL}$	Current Limit Voltage	$R_{IOCP} = 121k\Omega$	98	100	102	%VIOCP
$t_{HOLD}$	Max Current Limit hold off time	During soft start		250		$\mu s$
		After soft start, $V_{out}$ reach 90% of $V_{in}$		1000		
$I_{IOCP}$	IOCP Bias Current		9.6	10	10.4	$\mu A$
$V_{Isense\_Clamp}$	Isense Current Source Clamp Voltage			3		V
$I_{SC\_TH}$	Short Circuit Threshold			100		A
$t_{SC\_Resopnse}$	Short Circuit Response Time (Note 1)	From $I_{OUT} > I_{SC\_TH}$ until gate pull down		500		ns
<b>FLT_OC OUTPUT</b>						
$V_{FLT\_OC\_TH\_R}$	Over Current Rising Threshold		80	85	90	% VIOCP
$V_{FLT\_OC\_TH\_F}$	Over Current Falling Threshold		75	80	85	% VIOCP
$V_{FLT\_OC\_LOW}$	FLT_OC Output Low Voltage	$I_{sink} = 100\mu A$			0.1	V
$I_{FLT\_OC\_leak}$	FLT_OC Out Leakage Current	$V_{OC} = 5V$		3.5	100	nA
$T_{FLT\_OC\ Delay\_R}$	Delay Rising			1		$\mu s$
$T_{FLT\_OC\ Delay\_F}$	Delay Falling			1		$\mu s$
<b>TMON OUTPUT</b>						
$T_{mon\_bias}$	Bias Voltage	$T_J = 25^{\circ}C$		450		mV
$T_{mon\_gain}$	Gain			10		mV/ $^{\circ}C$
$R_{Tmon}$	Load Capability			1		k $\Omega$
$I_{Tmon\_pull\ down}$	Pull Down Current			50		$\mu A$
<b>POK OUTPUT</b>						
$V_{POK\_Low}$	Output Low Voltage	$I_{sink} = 100\mu A$			0.1	V
$I_{POK\_Leakage}$	Out Leakage Current	5V		3.5	100	nA
$T_{POK\ Delay\_R}$	Delay Rising			1		$\mu s$
$T_{POK\ Delay\_F}$	Delay Falling			1		$\mu s$
<b>FET Health Check</b>						
$V_{DS\_TH}$	VDS Short Threshold	Startup delay if $V_{out} > V_{DS\_TH}$ when EN goes Hi		90%		VIN
$V_{DS\_OK}$	VDS Short OK Threshold	Startup resume if $V_{out}$ falls below $V_{DS\_OK}$		80%		VIN
<b>Thermal Shutdown (TSD)</b>						
$T_{SD}$	Thermal Shutdown Threshold	Temperature rising		150		$^{\circ}C$
$T_{SD\_HYS}$	Thermal Shutdown Hysteresis	Temperature falling (AOZ17517QI-01 only)		25		$^{\circ}C$
<b>Dynamic Characteristics</b>						
$t_{D\_ON}$	Turn-On Delay Time			1		ms
$t_{D\_OFF}$	Turn-Off Delay Time			1.5		$\mu s$
$t_{Retry}$	Retry Time after fault occurs	AOZ17517QI-01 only		1		s

## Thermal Characteristics

Symbol	Parameter	Typ	Units
$R_{th(J-C)}$	Thermal Resistance from junction to case (Note 2)	2	°C/W
$R_{th(J-A)}$	Thermal Resistance from junction to ambient (Note 2)	25	°C/W

### Notes:

1. Guarantee by characterization and design.
2. The thermal resistances are measured on AOZ17517QI evaluation board, which is 2OZ copper 8-layer FR4 board.

## Functional Block Diagram




Figure 3. Functional Block Diagram

## Timing Diagrams










Figure 4. Turn-on and Turn-off Delay Time








## Typical Characteristics

Test Conditions:  $V_{IN} = 12V$ ,  $R_{ISENSE} = 2k\Omega$ ,  $C_{SS} = 200nF$ ,  $R_{IOCP} = 121k\Omega$ ,  $T_A = 25^\circ C$ , unless otherwise specified.



## Typical Characteristics


Test Conditions:  $V_{IN} = 12V$ ,  $R_{ISENSE} = 2k\Omega$ ,  $C_{SS} = 200nF$ ,  $R_{IOCP} = 121k\Omega$ ,  $T_A = 25^\circ C$ , unless otherwise specified.



## Typical Characteristics


Test Conditions:  $V_{IN} = 12V$ ,  $R_{ISENSE} = 2k\Omega$ ,  $C_{SS} = 200nF$ ,  $R_{IOCP} = 121k\Omega$ ,  $T_A = 25^\circ C$ , unless otherwise specified.

**Startup by Vin  
(No Load)**




100ms/div

**Shutdown by Vin  
(No Load)**




100ms/div

**Startup by Vin  
( $I_{OUT}=25A$ )**




40ms/div

**Shutdown by Vin  
( $I_{OUT}=25A$ )**




40ms/div

**Startup by EN  
(No Load)**



20ms/div

**Shut Down by EN  
(No Load)**




200ms/div


## Typical Characteristics

Test Conditions:  $V_{IN} = 12V$ ,  $R_{ISENSE} = 2k\Omega$ ,  $C_{SS} = 200nF$ ,  $R_{IOCP} = 121k\Omega$ ,  $T_A = 25^\circ C$ , unless otherwise specified.


**Startup by EN**  
( $I_{OUT}=25A$ )




**Shutdown by EN**  
( $I_{OUT}=25A$ )




**Short Circuit during Normal Operation**  
( $I_{OUT}=0A$ )




**Short Circuit during Normal Operation**  
( $I_{OUT}=50A$ )



**FLT\_OC indication for Current Limit**  
during Normal Operation




**OCP during Normal Operation**  
( $I_{OUT}=60A$ )




## Typical Characteristics

Test Conditions:  $V_{IN} = 12V$ ,  $R_{ISENSE} = 2k\Omega$ ,  $C_{SS} = 200nF$ ,  $R_{IOCP} = 121k\Omega$ ,  $T_A = 25^\circ C$ , unless otherwise specified.


**OCP during Startup by EN**



**OCP during Startup by Vin (EN=High)**



**Short FET's Gate during Normal Operation ( $I_{OUT}=20A$ )**



## General Information

The AOZ17517QI is an N-channel MOSFET co-packaged with a smart hot swap controller. It is suited for High-side current limiting and fusing in hot-swap applications. It can be used either alone, or in a parallel configuration for higher current applications.

### Enable

The EN pin is the ON/OFF control for the power switch. The device is enabled when EN pin is higher than  $V_{EN\_H}$ , VDD is not in under-voltage lockout state,  $VDD > V_{DD\_UVLO\_R}$ , and POK is released high. EN pin can be driven to a logic high or logic low state to guarantee operation. The EN pin has an internal pull-up current generator connected to the internal LDO(VDD), therefore, if the pin is not connected to an external controller IC, it goes to the ON-state (device enabled). The  $5\mu A$  EN bias current can be used to charge an external capacitor to delay the enable time.

### Internal LDO (VDD)

The internal LDO (Low Drop Out) regulator generates 5V from VIN to bias the internal circuits. The LDO should be able to supply at least 30 mA. The recommended decoupling capacitor in the VDD pin is  $2.2\mu F$  to  $10\mu F$ . The VDD voltage is monitored for UVLO.

### Input Under-Voltage Lockout (UVLO)

The under-voltage lockout (UVLO) circuit monitors the VDD voltage. The power switch is only allowed to turn on when input voltage is higher than UVLO threshold ( $V_{DD\_UVLO\_R}$ ). Otherwise the switch is off.

### Current Monitor (IMON) and Current Sense (ISENSE)

IMON and ISENSE provide output current information. The IC supplies the current  $10\mu A/A$  (per switch current) from these two pins. Resistors from pins to ground convert the current information into voltage level.

An IMON current, proportional to the load current flowing through the FET, is imposed on an external  $R_{IMON}$ , converting the sensed current into a voltage. A capacitor in parallel with the IMON resistor can be used to low-pass filter the IMON signal without affecting any internal operation of the device.

In parallel configuration, the IMON pins of the parallel devices have to be connected together. The voltage on the IMON pin (Bus) represents the average of the currents through the devices on the same bus ( $I_{out}/N$ ).

The ISENSE pin also sources current  $10\mu A/A$  (per switch current). A resistor from the pin to ground converts the current info into voltage level. The voltage on ISENSE pin is used for the overcurrent protection and current sharing.

In parallel configuration, the voltage on the ISENSE pin represents the current through each individual device.

### Programmable Over-Current Protection (IOCP)

A resistor from the IOCP pin to ground set the over current threshold. The IOCP bias current,  $10\mu A$ , with the external resistor sets the voltage threshold for the current limit. The voltage on the ISENSE pin is used to compare with this voltage threshold for the current limit loop.

During soft start, the current limit is clamped according to the SOA limits.

The IOCP pin voltage determines the over-current indication point by comparing its voltage against the ISENSE pin voltage. The IOCP voltage can be applied by an external voltage source, such as D/A converter, or developed across a programming resistor to ground by the IOCP bias current,  $10\mu A$ . The recommended range of IOCP voltage is 0.2 – 1.55V.

A  $250\mu s$  current limit timer ( $t_{HOLD}$ ) starts after over-current detection. Once the timer elapses, the internal MOSFET is shut down and the POK indicator is pulled to low status, to inform the system controller that a shutdown not due to EN.

### Short Circuit Protection

During steady state, if the output voltage drops  $> 65mV$  below input voltage (equivalent to 100A), the device interprets as short circuit condition and shuts down immediately ( $< 500ns$ ). At the same time, FLT\_OC pin is asserted, and POK is pulled low.

### Programmable Soft Start

The AOZ17517QI start up delay and soft start time are programmable externally through SS pin. The soft start delay and ramp time can be estimated using the equations below:

$$C_{SS} = \frac{t_{ON} \times I_{SS} \times AV_{SS}}{V_{IN}}$$

where  $C_{SS}$  is in nF and  $t_{ON}$  in ms.

$$I_{SS}=6\mu A \text{ and } AV_{SS}=8V/V$$

The minimum soft start time ( $C_{SS} = \text{open}$ ) is 1 ms. The typical  $C_{SS}$  values for different  $t_{SS}$  are shown in Table 1.


**Table 1. Soft Start Time vs C<sub>SS</sub> Capacitor Value**

t <sub>SS</sub> (ms)	C <sub>SS</sub> (nF)	t <sub>SS</sub> (ms)	C <sub>SS</sub> (nF)
10	47	60	270
20	82	70	330
30	120	80	330
40	180	90	470
50	220	100	470



The actual soft start time may not be equal to the estimated value from the above equation if the operating condition exceeds the SOA of the power switch.


The maximum load capacitor value AOZ17517QI can power up depends on the soft-start time. When  $V_{IN}=12V$ ,  $R_{Isense}=2k\Omega$ ,  $R_{load}=2.4\Omega$ , the relationship for different quantity devices in parallel operations are shown in the Figure 5.



**Figure 5. Maximum CLOAD vs. Softstart Time**( $I_{sense}=2k\Omega$ ,  $R_{load}=2.4\Omega$ ,  $V_{IN}=12V$ )

## FLT\_OC


FLT\_OC is an open-drain, active-low output that reports the over-current warning when  $V_{OUT} \geq 85\%V_{IN}$ . Once  $V_{ISENSE}$  is higher than 85% of the  $I_{OCP}$  voltage, FLT\_OC is driven low. When  $V_{ISENSE}$  drops below the threshold, FLT\_OC is released high again. The  $V_{FLT\_OC\_TH}$  trip points are based on a percentage of  $V_{IOCP}$ . Recommended pull up resistor is 100k $\Omega$  to VDD.



**Figure 6. FLT\_OC Delay Time**

## POK

POK is open-drain output that requires an external pull up 100k $\Omega$  resistor, RPOK, to VDD/external power supply.



**Figure 7. POK Block Diagram**

POK is internally pulled low under the following conditions:

- VDD voltage is below UVLO voltage at any time.
- EN disabled and VDS\_OK is false (indicates a short from VIN to VOUT. The device is prevented from powering up. The device is allowed to power up once  $V_{OUT} < V_{DS\_OK}$ .)
- Over current
- Over Temperature

When multiple AOZ17517QI are paralleled together, the POK pin should be connected together to synchronize hiccup timing and prevent cascading faults.

## Thermal Monitor (TMON) and Thermal Shut Down Protection (TSD)

TMON is a voltage output proportional to controller's die temperature and provides a signal proportional to the die temperature on the TMON pin. TMON has a voltage of 450mV at 25°C and temperature gain of 10mV/°C.


Thermal shutdown protects device from excessive temperature. The power switch is turned off when the die temperature reaches thermal shutdown threshold of 150°C. There is a 25°C hysteresis. The power switch is allowed to turn on again if die temperature drops below approximately 125°C. If EN is high, the device will turn on when the junction temperature drops below the threshold.





## Tape and Reel Dimensions, QFN5x5-32L


### Carrier Tape



UNIT: MM

PACKAGE	A0	B0	K0	D0	D1	W	E	F	P0	P1	P2	T
QFN5x5	5.25 ±0.10	5.25 ±0.10	1.35 ±0.10	1.50 +0.10 -0.00	1.50 MIN	12.00 +0.30 -0.10	5.50 ±0.05	1.75 ±0.10	4.00 ±0.10	8.00 ±0.10	2.00 ±0.05	0.30 ±0.05

### Reel



UNIT: MM


TAPE SIZE	REEL SIZE	M	N	W	W1	H	K	S
12 mm	Ø330	Ø330 ±0.50	Ø97.00 ±0.10	13.0 ±0.30	17.40 ±1.00	Ø13.0 +0.5 -0.2	10.6	2.00 ±0.50

### Carrier Tape


Leader / Trailer  
& Orientation

SPECIAL

Unit Per Reel:  
3000pcs



## Part Marking



Part Number	Description	Marking Code
AOZ17517QI-01	Auto-Restart	EB01
AOZ17517QI-02	Latch-Off	EB02

## LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:

[http://www.aosmd.com/terms\\_and\\_conditions\\_of\\_sale](http://www.aosmd.com/terms_and_conditions_of_sale)

## LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.