

AOFG025V10GA1

100V GaN Enhancement-mode

Power Transistor

Features

- GaN-on-Silicon E-mode HEMT technology
- Very low gate charge
- Ultra low On-resistance
- Very small footprint
- Zero reverse recovery charge

Applications

- High frequency DC/DC converter
- High density DC/DC power module
- Synchronous rectification
- Motor driver


Pin Configuration



Product Summary at T₁ = 25°C

| V _{DS, max} | 100V |
|---|-------|
| R _{DS(on), max} @ V _{GS} = 5V | 2.5mΩ |
| Q _{g, typ} @ V _{DS} = 50V | 11 nC |
| I _{DS, pulse} | 310A |
| $Q_{OSS} @ V_{DS} = 50V$ | 56nC |
| | |





Pin Information

| Gate | Drain | Source |
|------|-------|---------|
| 4 | 5-8 | 1, 2, 3 |

Ordering Information

| Ordering Part Number | Ordering Part Number Package Type Form | | Shipping Quantity | | |
|----------------------|--|---------------|-------------------|--|--|
| AOFG025V10GA1 | En-FCLGA 5mm×6mm | Tape and Reel | 1500 | | |

Contact local sales office for full product datasheet.

Absolute Maximum Ratings

 $(T_1 = 25^{\circ}C, unless otherwise noted)$

| Symbol | Parameter AOFG025V10 | | | | |
|---------------------|---|--|------------|----|--|
| V _{DS} | Drain-source voltage | | 100 | V | |
| V _{DS(tr)} | Drain-source voltage transient ⁽¹⁾ | $V_{GS} = 0V$, 1h total time, $T_A = T_{JMAX}$ | 120 | V | |
| | | $V_{GS} = 5V, T_{C} = 25^{\circ}C, R_{\theta JC} = 0.3^{\circ}C/W$ | 310 | | |
| 1 | Continuous current | $V_{GS} = 5V, T_{C} = 100^{\circ}C, R_{\theta JC} = 0.3^{\circ}C/W$ | 200 | A | |
| D | | $V_{GS} = 5V, T_A = 25^{\circ}C, R_{\theta JA} = 39.8^{\circ}C/W$ | 29 | | |
| | Pulsed | T _J = 25°C, T _{PULSE} = 300µs | 310 | | |
| V | Gate-source voltage | | 6 | V | |
| V _{GS} | Gate-source voltage | | -4 | | |
| P _{tot} | Power dissipation | $V_{GS} = 5V, T_{C} = 25^{\circ}C, R_{\theta JC} = 0.3^{\circ}C/W$ | 295 | W | |
| ' tot | | V _{GS} = 5V, T _A = 25°C, R _{θJA} = 39.8°C/W | 2.6 | | |
| Tj | Operating temperature | | -40 to 150 | °C | |
| T _{STG} | Storage temperature | | -55 to 150 | °C | |
| | | | | | |

Thermal Characteristics

| Symbol | Parameter | | Note | Units |
|-----------------------|---|--|------|-------|
| $R_{	extsf{	heta}JC}$ | Thermal resistance junction-to-case | | | °C/W |
| R _{θJB} | Thermal resistance junction-to-board | | | °C/W |
| R _{eja} | Thermal resistance junction-to-ambient ⁽²⁾ | | | °C/W |
| T _{sold} | Maximum reflow soldering temperature | | MSL3 | °C |

Electrical Characteristics

 $(T_{,1} = 25^{\circ}C, unless otherwise noted)$

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|----------------------|---|--|-----|------|-----|-------|
| STATIC PA | RAMETERS | | | | | |
| 1 | Drain source lookage ourrent | V _{DS} = 100V, V _{GS} = 0V | | 1.4 | 140 | |
| IDSS | Drain-source leakage current | $V_{DS} = 100V, V_{GS} = 0V$ $T_J = 125^{\circ}C$ | | 300 | | μA |
| | Gate-to-source forward leakage | V _{GS} = 6V | | 1.4 | 140 | |
| I _{GSS} | Gale-10-source for ward leakage | V _{GS} = 6V T _J = 125°C | | 30 | | μA |
| | Gate-to-source reverse leakage | V _{GS} = -4V | | 0.1 | 140 | |
| V _{GS(TH)} | Gate threshold voltage | $V_{DS} = V_{GS}$, $I_D = 10.2mA$ | 0.9 | 1.1 | 2.1 | V |
| R _{DS(on)} | Drain-source On-state resistance ⁽³⁾ | V _{GS} = 5V, I _D = 40A | | 2.0 | 2.5 | mΩ |
| V _{SD} | Source-drain forward voltage | $V_{GS} = 0V, I_{S} = 40A$ | | 1.9 | | V |
| DYNAMIC | (4) | | 1 | 1 | 1 | 1 |
| C _{ISS} | Input capacitance | $V_{DS} = 50V, V_{GS} = 0V$ | | 1394 | | |
| C _{OSS} | Output capacitance | $V_{DS} = 50V, V_{GS} = 0V$ | | 566 | | |
| C _{RSS} | Reverse transfer capacitance | V _{DS} = 50V, V _{GS} = 0V | | 8.8 | | pF |
| C _{OSS(ER)} | Energy related C _{OSS} | $V_{DS} = 0V$ to 50V, $V_{GS} = 0V$ | | | | |
| C _{OSS(TR)} | Time related Coss | $V_{DS} = 0V$ to 50V, $V_{GS} = 0V$ | | 1119 | | |
| R _G | Gate resistance | f = 5MHz, open drain | | 0.7 | | Ω |
| Q _G | Total gate charge | V_{DS} = 0V to 50V, V_{GS} = 5V, I _D = 40A | | 11 | | |
| Q _{GS} | Gate-to-source charge | $V_{DS} = 0V$ to 50V, $V_{GS} = 5V$, $I_D = 40A$ | | 2.6 | | nC |
| Q _{GD} | Gate-to-drain charge | $V_{DS} = 0V$ to 50V, $V_{GS} = 5V$, $I_D = 40A$ | | 1.7 | | |
| V _{Plat} | Gate plateau voltage | $V_{DS} = 50V, V_{GS} = 0V \text{ to } 5V,$ $I_D = 40A$ | | 1.9 | | V |
| Q _{GD(TH)} | Gate charge at threshold | $V_{DS} = 0V$ to 50V, $V_{GS} = 5V$, $I_D = 40A$ | | 1.4 | | |
| Q _{OSS} | Output charge | $V_{DS} = 0V$ to 50V, $V_{GS} = 0V$ | | 56 | | nC |
| Q _{rr} | Reverse recovery charge | V _{DS} = 50V, I _S = 40A | | 0 | | 1 |
| | | 20, 0 . | | | | |

Notes:

1. Provided as measure of robustness under abnormal operating conditions and not recommended for normal operation.

3. $R_{\text{DS}(\text{on})}$ is measured without prior drain bias or switching stress.


4. Guaranteed by design.

2. $R_{\theta ja}$ is determined with the device on FR4 PCB (2s2p with thermal vias) defined in accordance with JEDEC standards. PCB is mounted in horizontal position without air stream cooling.




Package Dimensions, En-FCLGA 5mm×6mm

Package Reference:



Pin Configuration:

Marking Reference:




| XXX XXX XVV VV VV VV VV VV VV VV VV VV V | |
|--|--|
| | |
| • | |

| Row | Description | Example |
|------|---------------|---------|
| Row1 | Company name | INN |
| Row2 | Product code | XXX |
| Row3 | Date code | YYWW |
| Row4 | Lot ID | XXX |
| Row5 | Lot ID+Subcon | XXX |




Land Pattern, En-FCLGA 5mm×6mm





Recommended Stencil drawing





Part Marking

AOFG025V10GA1

025V10GA1



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

which, (a) are intended for surgical implant into the body or device, or system whose failure to perform can be reasonably (b) support or sustain life, and (c) whose failure to perform expected to cause the failure of the life support device or when properly used in accordance with instructions for use system, or to affect its safety or effectiveness. provided in the labeling, can be reasonably expected to result in a significant injury of the user.

1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support,