

AONV070V65GA1

650V GaN Enhancement-mode

Power Transistor

Features

- 650V GaN enhancement-mode transistor
- Normally-off design
- No Qrr (reverse recovery charge)
- Low Qg (gate charge), low Qoss (output charge)
- Integrated ESD protection

Applications

• PFC and PWM stages (LLC, FSFB, TTF) of Server, Telecom, Industrial, UPS, and Solar Inverters

Pin Configuration

Product Summary at T₁ = 25°C

V _{DS, max}	650V
$R_{DS(on), max} @ V_{GS} = 6V$	70mΩ
Q _{g, typ} @ V _{DS} = 400V	8.5nC
I _{D, pulse}	60A
Q _{oss} @ V _{DS} = 400V	94.7nC
Q _{rr} @ V _{DS} = 400V	0nC





9 9 1 2 3 4

Pin Information

Gate	Drain	Kelvin Source	Source
5	1, 2, 3, 4	6	7, 8, 9

Ordering Information

Ordering Part Number	Package Type	Form	Shipping Quantity
AONV070V65GA1	DFN8x8	Tape and Reel	1500

Contact local sales office for full product datasheet.

Absolute Maximum Ratings

 $(T_1 = 25^{\circ}C, unless otherwise noted)$

Symbol		Parameter	AONV070V65GA1	Units
V _{DS, max}	Drain Source Voltage	V _{GS} =0V, T _J =-55°C to 150°C	650	
V _{DS, trans}	Drain Source Voltage Transient ⁽¹⁾	V _{GS} =0V	800	V
V _{DS, pulse}	Drain Source Voltage Pulsed ⁽²⁾	T _C =25°C, total time < 10 hours	750	
[*] DS, pulse	Drain Source voltage Fulsed V	T_{C} = 125°C, total time < 1 hour	100	
1	Continuous Drain Current	T _C =25°C	26	
'D	Continuous Drain Current	T _C =125°C	17	A
1	Pulsed Drain Current ⁽³⁾	T _C =25°C, V _{GS} =6V, t _{pulse} =10μs	60	
^I D, pulse		T_{C} =125°C, V_{GS} =6V, t_{pulse} =10µs	31	
V _{GS}	Gate Source Voltage, Continuous	T _J =-55°C to 150°C	-6 to 7	V
V _{GS, pulse}	Gate Source Voltage, Pulsed	T _J =-55°C to 150°C, t _{pulse} =50ns, f = 100kHz, open drain	-20 to 10	V
P _{tot}	Power Dissipation ⁽⁴⁾	Tc=25°C	208	W
T _{j, stg}	Junction and Storage Temperature	Range	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Тур	Мах	Note	Units
R _{eja}	Thermal Resistance Junction-to-Ambient ⁽⁵⁾	64			°C/W
R _{eJC}	Thermal Resistance Junction-to-Case	0.50	0.60		°C/W
T _{sold}	Maximum Reflow Soldering Temperature	260		MSL3	°C

Electrical Characteristics

 $(T_J = 25^{\circ}C, unless otherwise noted)$

Symbol	Parameter	Condition	IS	Min	Тур	Max	Units
STATIC PA	RAMETERS	1					
V	Cata Thrasheld Valtage		T _J =25°C	1.2	1.7	2.5	V
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 40 \text{mA}$	T _J =150°C		1.6		
1	Drain-Source Leakage Current		T _J =25°C		1	65	μA
DSS	Drain-Source Leakage Current	V _{DS} =650V, V _{GS} =0V	T _J =150°C		10		μΑ
I _{GSS}	Gate-Source Leakage Current	V _{GS} =6V, V _{DS} =0V, T _j =	25°C		110		μA
R	Drain-Source On-State-Resistance		T _J =25°C		53	70	mΩ
R _{DS(on)}		V _{GS} =6V, I _D =10A	T _J = 150°C		122		11122
DYNAMIC							
C _{iss}	Input Capacitance				300		pF
C _{oss}	Output Capacitance	V _{GS} =0V, V _{DS} =400V, 1	f=100kHz		135		
C _{rss}	Reverse Transfer Capacitance				2.3		
C _{o(er)}	Effective Output Capacitance Energy Related ⁽⁶⁾				190		pF
C _{o(tr)}	Effective Output Capacitance Time Related ⁽⁷⁾	V _{GS} =0V, V _{DS} =0 to 40	UV		240		рг
R _G	Gate Resistance	f=5MHz, open drain			1.4		Ω
SWITCHIN	G						
Q _g	Gate Charge				8.5		
Q _{qs}	Gate Source Charge	$V_{GS} = 0$ to 6V, $V_{DS} = 40$	00V, I _D = 10A		0.7		nC
Q _{ad}	Gate Drain Charge				3.6		
V _{plat}	Gate Plateau Voltage	V _{DS} = 400V, I _D = 10A			2.3		V
Q _{oss}	Output Charge	$V_{GS} = 0V, V_{DS} = 0 \text{ to } 400V$			94.7		nC
t _{d(on)}	Turn-On Delay Time				10		
t _{d(off)}	Turn-Off Delay Time				7		
t _r	Rise Time				9		ns
t _f	Fall Time				9		



Electrical Characteristics (Continued)

 $(T_1 = 25^{\circ}C, unless otherwise noted)$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
REVERSE	CONDUCTION					
V _{SD}	Source-Drain Reverse Voltage	$V_{GS} = 0V, I_{S} = 10A, T_{J} = 25^{\circ}C$		2.4		V
I S, pulse	Reverse Pulsed Current	V _{GS} =6V, t _{pulse} =10µs			58	A
Q _{rr}	Reverse Recovery Charge			0		nC
t _{rr}	Reverse Recovery Time	V _R = 400V, I _S = 10A, dv/dt = 1kA/ µs		0		ns
I _{rrm}	Peak Reverse Recovery Current			0		Α

Notes:

- 1. $V_{DS,transient}$ is intended for non-repetitive events, tPULSE < 200 μ s.
- 2. $V_{DS,pulse}$ is intended for repetitive pulse, t_{PULSE} < 100ns.
- 3. Limit was extracted from characterization test, not measured during production.
- 4. Power dissipation, and consequently max. current ratings are obtained using max. thermal resistance and max. temperature of 150 °C.
- 5. $\mathrm{R}_{\mathrm{thJA}}$ is determined with the device mounted on one square inch of cop-
- per pad, single layer 2oz copper on FR4 board. 6. $C_{O(er)}$ is the fixed capacitance that gives the same stored energy as C_{OSS} while VDS is rising from 0 to 400V.
- 7. $C_{O(tr)}$ is the fixed capacitance that gives the same charging time as C_{OSS} while VDS is rising from 0 to 400V.



Recommended PCB Footprint



SYMBOL	DIMENSION	SYMBOL	DIMENSION
a	7.800	f	2.750
Ь	2.000	g	7.500
C	2.325	h	3.700
d	0.525	i	1.400
e	0.950	j	1.250

Notes:

(1)All dimension are in millimeters.(2)Drawing is not to scale.



Package Dimensions, DFN8x8





SYMBOL		DIMENSION				
STHDUL	MIN	NOM	MAX			
A	0.80	0.80 0.90 1.0				
A1	0.00	0.02	0.05			
A2		0.203REF				
ь	0.95 1.00 1.05					
D	8.00 BSC					
D1	6.84	6.94	7.04			
E		8.00 BSC				
E1	Э.10	3.20	3.30			
К1	0.90	1.00	1.10			
К2	2.70	2.80	2.90			
e	2.00 BSC					
L	0.40 0.50 0.60					



Notes:

- 1. Dimension and tolerance conform to ASME Y14.5-2009.
- 2. All dimensions are in millimeters.
- 3. Lead coplanarity will be 0.1 millimeters max.
- 4. Complies with JEDEC MO-229.
- 5. Drawing is not to scale.
- 6. Dimensions do not include mold protrusion.
- 7. Package outline exclusive of metal burr dimensions.



Tape and Reel Dimensions, DFN8x8





Part Marking



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, which, (a) are intended for surgical implant into the body or device, or system whose failure to perform can be reasonably (b) support or sustain life, and (c) whose failure to perform expected to cause the failure of the life support device or when properly used in accordance with instructions for use system, or to affect its safety or effectiveness. provided in the labeling, can be reasonably expected to result in a significant injury of the user.