

Features

- 650V GaN enhancement-mode transistor
- Normally-off design
- No Q_{rr} (reverse recovery charge)
- Low Q_g (gate charge), low Q_{oss} (output charge)
- Integrated ESD protection

Applications




- PFC and PWM stages (LLC, FSFB, TTF) of Server, Telecom, Industrial, UPS, and Solar Inverters

Product Summary at $T_J = 25^\circ\text{C}$

$V_{DS, \max}$	650V
$R_{DS(on), \max} @ V_{GS} = 6V$	70m Ω
$Q_{g, \text{typ}} @ V_{DS} = 400V$	8.5nC
$I_{D, \text{pulse}}$	60A
$Q_{oss} @ V_{DS} = 400V$	94.7nC
$Q_{rr} @ V_{DS} = 400V$	0nC



Pin Configuration



Pin Information

Gate	Drain	Kelvin Source	Source
5	1, 2, 3, 4	6	7, 8, 9

Ordering Information

Ordering Part Number	Package Type	Form	Shipping Quantity
AONV070V65GA1	DFN8x8	Tape and Reel	1500

Contact local sales office for full product datasheet.

Absolute Maximum Ratings

($T_J = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter		AONV070V65GA1	Units
$V_{DS, \max}$	Drain Source Voltage	$V_{GS} = 0V$, $T_J = -55^\circ\text{C}$ to 150°C	650	V
$V_{DS, \text{trans}}$	Drain Source Voltage Transient ⁽¹⁾	$V_{GS} = 0V$	800	
$V_{DS, \text{pulse}}$	Drain Source Voltage Pulsed ⁽²⁾	$T_C = 25^\circ\text{C}$, total time < 10 hours $T_C = 125^\circ\text{C}$, total time < 1 hour	750	
I_D	Continuous Drain Current	$T_C = 25^\circ\text{C}$	26	A
		$T_C = 125^\circ\text{C}$	17	
$I_{D, \text{pulse}}$	Pulsed Drain Current ⁽³⁾	$T_C = 25^\circ\text{C}$, $V_{GS} = 6V$, $t_{\text{pulse}} = 10\mu\text{s}$ $T_C = 125^\circ\text{C}$, $V_{GS} = 6V$, $t_{\text{pulse}} = 10\mu\text{s}$	60 31	
V_{GS}	Gate Source Voltage, Continuous	$T_J = -55^\circ\text{C}$ to 150°C	-6 to 7	V
$V_{GS, \text{pulse}}$	Gate Source Voltage, Pulsed	$T_J = -55^\circ\text{C}$ to 150°C , $t_{\text{pulse}} = 50\text{ns}$, $f = 100\text{kHz}$, open drain	-20 to 10	V
P_{tot}	Power Dissipation ⁽⁴⁾	$T_C = 25^\circ\text{C}$	208	W
$T_{J, \text{stg}}$	Junction and Storage Temperature Range		-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typ	Max	Note	Units
$R_{\theta JA}$	Thermal Resistance Junction-to-Ambient ⁽⁵⁾	64			°C/W
$R_{\theta JC}$	Thermal Resistance Junction-to-Case	0.50	0.60		°C/W
T_{sold}	Maximum Reflow Soldering Temperature	260		MSL3	°C

Electrical Characteristics

($T_J = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 40\text{mA}$	$T_J = 25^\circ\text{C}$ $T_J = 150^\circ\text{C}$	1.2 1.6	1.7 1.6	2.5 V
I_{DSS}	Drain-Source Leakage Current	$V_{DS} = 650\text{V}$, $V_{GS} = 0\text{V}$	$T_J = 25^\circ\text{C}$ $T_J = 150^\circ\text{C}$	1 10	65	μA
I_{GSS}	Gate-Source Leakage Current	$V_{GS} = 6\text{V}$, $V_{DS} = 0\text{V}$, $T_J = 25^\circ\text{C}$		110		μA
$R_{DS(on)}$	Drain-Source On-State-Resistance	$V_{GS} = 6\text{V}$, $I_D = 10\text{A}$	$T_J = 25^\circ\text{C}$ $T_J = 150^\circ\text{C}$	53 122	70	$\text{m}\Omega$
DYNAMIC						
C_{iss}	Input Capacitance	$V_{GS} = 0\text{V}$, $V_{DS} = 400\text{V}$, $f = 100\text{kHz}$		300		pF
C_{oss}	Output Capacitance			135		
C_{rss}	Reverse Transfer Capacitance			2.3		
$C_{o(er)}$	Effective Output Capacitance Energy Related ⁽⁶⁾	$V_{GS} = 0\text{V}$, $V_{DS} = 0$ to 400V		190		pF
$C_{o(tr)}$	Effective Output Capacitance Time Related ⁽⁷⁾			240		
R_G	Gate Resistance	$f = 5\text{MHz}$, open drain		1.4		Ω
SWITCHING						
Q_g	Gate Charge	$V_{GS} = 0$ to 6V , $V_{DS} = 400\text{V}$, $I_D = 10\text{A}$		8.5		nC
Q_{gs}	Gate Source Charge			0.7		
Q_{gd}	Gate Drain Charge			3.6		
V_{plat}	Gate Plateau Voltage	$V_{DS} = 400\text{V}$, $I_D = 10\text{A}$		2.3		V
Q_{oss}	Output Charge	$V_{GS} = 0\text{V}$, $V_{DS} = 0$ to 400V		94.7		nC
$t_{d(on)}$	Turn-On Delay Time	$V_{DS} = 400\text{V}$, $I_D = 10\text{A}$, $L_{parasitic} = 8\text{nH}$, $V_{GS} = 6\text{V}$, $R_{on} = 10\Omega$, $R_{off} = 2\Omega$, $L = 350\mu\text{H}$, $L_p = 8\text{nH}$ FWD: AONV070V65GA1		10		ns
$t_{d(off)}$	Turn-Off Delay Time			7		
t_r	Rise Time			9		
t_f	Fall Time			9		

Electrical Characteristics (Continued)


($T_J = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
REVERSE CONDUCTION						
V_{SD}	Source-Drain Reverse Voltage	$V_{GS} = 0\text{V}$, $I_S = 10\text{A}$, $T_J = 25^\circ\text{C}$		2.4		V
$I_{S, \text{pulse}}$	Reverse Pulsed Current	$V_{GS} = 6\text{V}$, $t_{\text{pulse}} = 10\mu\text{s}$			58	A
Q_{rr}	Reverse Recovery Charge	$V_R = 400\text{V}$, $I_S = 10\text{A}$, $dv/dt = 1\text{kA}/\mu\text{s}$		0		nC
t_{rr}	Reverse Recovery Time			0		ns
I_{rrm}	Peak Reverse Recovery Current			0		A

Notes:


- $V_{DS, \text{transient}}$ is intended for non-repetitive events, $t_{\text{PULSE}} < 200\mu\text{s}$.
- $V_{DS, \text{pulse}}$ is intended for repetitive pulse, $t_{\text{PULSE}} < 100\text{ns}$.
- Limit was extracted from characterization test, not measured during production.
- Power dissipation, and consequently max. current ratings are obtained using max. thermal resistance and max. temperature of 150°C .
- R_{thJA} is determined with the device mounted on one square inch of copper pad, single layer 2oz copper on FR4 board.
- $C_{O(er)}$ is the fixed capacitance that gives the same stored energy as C_{OSS} while VDS is rising from 0 to 400V.
- $C_{O(tr)}$ is the fixed capacitance that gives the same charging time as C_{OSS} while VDS is rising from 0 to 400V.

Recommended PCB Footprint



SYMBOL	DIMENSION	SYMBOL	DIMENSION
a	7.800	f	2.750
b	2.000	g	7.500
c	2.325	h	3.700
d	0.525	i	1.400
e	0.950	j	1.250
Notes: (1)All dimension are in millimeters. (2)Drawing is not to scale.			

Package Dimensions, DFN8x8



SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
A2	0.203REF		
b	0.95	1.00	1.05
D	8.00 BSC		
D1	6.84	6.94	7.04
E	8.00 BSC		
E1	3.10	3.20	3.30
K1	0.90	1.00	1.10
K2	2.70	2.80	2.90
e	2.00 BSC		
L	0.40	0.50	0.60

Notes:

1. Dimension and tolerance conform to ASME Y14.5-2009.
2. All dimensions are in millimeters.
3. Lead coplanarity will be 0.1 millimeters max.
4. Complies with JEDEC MO-229.
5. Drawing is not to scale.
6. Dimensions do not include mold protrusion.
7. Package outline exclusive of metal burr dimensions.

0.3±0.05

R0.3MAX

MAX 5°

Ko

SECTION B-B

1.75±0.1

2.00±0.1

4.00±0.1

1.50±0.1/0

16.00±0.3

7.50±0.1

12.00±0.1

1.50±0.1/0

A0


B0

B

0.25


R0.25

Ao=8.30±0.1
Bo=8.30±0.1
Ko=1.10±0.1



SYMBOL	DIMENSION(mm)		
	MIN	NOM	MAX
A	328	330	332
N	98	100	102
C	12.90	13.10	13.30
D	5.10	5.60	6.10
w1	16.40	16.40	18.40
w2	20.60	20.60	22.60
T	1.95	2.10	2.25
K	1.30	1.40	1.55

Part Marking



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:

http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.