

AONV080V65GA1

650V GaN Enhancement-mode Power Transistor

Features

- 650V GaN enhancement-mode transistor
- · Normally-off design
- No Qrr (reverse recovery charge)
- Low Qg (gate charge), low Qoss (output charge)
- Integrated ESD protection

Applications

 AC/DC and DC/DC converters, BCM/DCM totem pole PFC, fast battery charging, high density and high efficiency power conversion

Product Summary at $T_J = 25^{\circ}C$

$V_{DS, max}$	650V
$R_{DS(on), max} @ V_{GS} = 6V$	$80 m\Omega$
$Q_{g, typ}$ @ $V_{DS} = 400V$	6.2nC
I _{D, pulse}	58A
Q_{oss} @ $V_{DS} = 400V$	60nC
Q_{rr} @ $V_{DS} = 400V$	0nC

Pin Configuration







Pin Information

Gate	Drain	Kelvin Source	Source
8	1, 2, 3, 4	7	5, 6, 9

Ordering Information

Ordering Part Number	Package Type	Form	Shipping Quantity
AONV080V65GA1	DFN8x8	Tape and Reel	1500

Absolute Maximum Ratings

 $(T_J = 25^{\circ}C, unless otherwise noted)$

Symbol	Pa	arameter	AONV080V65GA1	Units	
V _{DS, max}	Drain Source Voltage	$V_{GS} = 0V,$ $T_{J} = -55^{\circ}C \text{ to } 150^{\circ}C$	650		
V _{DS, trans}	Drain Source Voltage Transient (1)	V _{GS} = 0V	800	V	
	Drain Source Voltage Pulsed (2)	T _J = 25°C, total time < 10 hours	750		
V _{DS, pulse}	Drain Source voltage Pulsed V	T _J = 125°C, total time < 1 hour	730		
I _D	Continuous Drain Current	T _C = 25°C	29		
	Pulsed Drain Current (3)	$T_{C} = 25^{\circ}C, V_{GS} = 6V, t_{pulse} = 10 \mu s$	58	A	
I _{D, pulse}	Pulsed Drain Current (7)	T _C = 125°C, V _{GS} = 6V, t _{pulse} = 10μs	29		
V _{GS}	Gate Source Voltage, Continuous (4)	T _J = -55°C to 150°C	-6 to 7	V	
V _{GS, pulse}	Gate Source Voltage, Pulsed	T _J = -55°C to 150°C, t _{pulse} = 50ns, f = 100kHz, open drain	-20 to 10	V	
P _{tot}	Power Dissipation ⁽⁵⁾	T _C = 25°C	188	W	
T _{j, stg}	Operating and Storage Temperature		-55 to 150	°C	



Thermal Characteristics

Symbol	Parameter		Max	Note	Units
$R_{\theta JA}$	Thermal Resistance Junction-to-Ambient ⁽⁶⁾	33.6			°C/W
$R_{\theta JC}$	Thermal Resistance Junction-to-Case	0.52			°C/W
T _{sold}	Maximum Reflow Soldering Temperature	260		MSL3	°C

Electrical Characteristics

(T_J = 25°C, unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
STATIC PA	RAMETERS		6			'		
. ,	Ooks Three-bald Vellana		T _J = 25°C	1.2	1.7	2.5		
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 30.7 \text{mA}$	T _J = 150°C		1.6		V	
	Drain Source Leekage Current	V 050V V 0V	T _J = 25°C		5	65		
I _{DSS}	Drain-Source Leakage Current	$V_{DS} = 650V, V_{GS} = 0V$	T _J = 150°C		13	390	μA 90	
I _{GSS}	Gate-Source Leakage Current	V _{GS} = 6V, V _{DS} = 0V			163		μA	
	Drain-Source On-State-Resistance	V 0V 1 0A	T _J = 25°C		60	80	m0	
R _{DS(on)}	Dialii-Source Oil-State-Resistance	$V_{GS} = 6V$, $I_D = 8A$	T _J = 150°C		135		mΩ	
R _G	Gate Resistance	f = 5 MHz; open drain		3		Ω		
DYNAMIC								
C _{iss}	Input Capacitance	V _{GS} = 0V, V _{DS} = 400V, f = 100kHz			225		pF	
C _{oss}	Output Capacitance				70			
C _{rss}	Reverse Transfer Capacitance			0.5				
C _{o(er)}	Effective Output Capacitance Energy Related ⁽⁷⁾				105		pF	
C _{o(tr)}	Effective Output Capacitance Time Related (8)	$V_{GS} = 0V, V_{DS} = 0 \text{ to } 400$	V		150			
Q_{oss}	Output Charge				60		nC	
$t_{d(on)}$	Turn-On Delay Time				3			
$t_{d(off)}$	Turn-Off Delay Time	$V_{DS} = 400V, I_{D} = 16A,$ $L = 318\mu H, V_{GS} = 6V, R_{c}$	= 100		5			
t _r	Rise Time	$R_{\text{off}} = 2\Omega$,	on — 1032,		4		ns	
t _f	Fall Time	See Figure 20		4				
GATE CHA	ARGE							
Q_{G}	Gate Charge				6.2			
Q_{GS}	Gate-Source Charge	$V_{GS} = 0$ to 6V, $V_{DS} = 400$		0.5		nC		
Q _{GD}	Gate-Drain Charge			2.2				
V _{Plat}	Gate Plateau Voltage	V _{DS} = 400V, I _D = 8A			2.2		V	

Rev. 1.0 October 2025 **www.aosmd.com** Page 2 of 7



Electrical Characteristics (Continued)

(T_J = 25°C, unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
REVERSE CONDUCTION							
V _{SD}	Source-Drain Reverse Voltage	V _{GS} = 0V, I _S = 8A			2.3		V
I _{S, pulse}	Reverse Pulsed Current	$V_{GS} = 6V$, $t_{pulse} = 10 \mu s$				58	Α
Q _{rr}	Reverse Recovery Charge				0		nC
t _{rr}	Reverse Recovery Time	I _S = 8A, V _{DS} = 400V			0		ns
I _{rrm}	Peak Reverse Recovery Current		4		0		Α


Notes:

- 1. $V_{DS,transient}$ is intended for non-repetitive events, t_{PULSE} < 200 μs .
- 2. $V_{DS,pulse}$ is intended for repetitive pulse, t_{PULSE} < 100ns.
- Limit was extracted from characterization test, not measured during production.
- 4. The minimum V_{GS} is clamped by ESD protection circuit, as shown in Figure 8.
- 5. Power dissipation, and consequently max. current ratings are obtained using max. thermal resistance and max. temperature of 150°C.
- R_{0,JA} is determined with the device mounted on one square inch of copper pad, single layer 2oz copper on FR4 board.
- 7. $C_{o(er)}$ is the fixed capacitance that gives the same stored energy as C_{oss} while VDS is rising from 0 to 400V.
- 8. $C_{o(tr)}$ is the fixed capacitance that gives the same charging time as C_{oss} while VDS is rising from 0 to 400V.

Rev. 1.0 October 2025 **www.aosmd.com** Page 3 of 7



Recommended PCB Footprint



SYMBOL	DIMENSION	SYMBOL	DIMENSION
a 7.800		f	2.750
b	2.000	g	7.500
С	2.325	h	3.700
d	0.525	i	1.400
е	0.950	ì	1.250


Notes:

- (1) All dimension are in millimeters.
- (2) Drawing is not to scale.

Rev. 1.0 October 2025 www.aosmd.com Page 4 of 7



Package Dimensions, DFN8x8



CVMDOL	DIMENSION			CVMADOL	DIMENSION			
SYMBOL	MIN	NOM	NOM MAX SYMBOL MII	MIN	NOM	MAX		
А	0.80	0.90	1.00	E	8.00 B.S.C			
A1	0.00	0.02	0.05	E1	0.90	1.00	1.10	
A2	1222	0.203 ref	(202	E2	3.10	3.20	3.30	
b	0.92	1.00	1.05	E3	2.70	2.80	2.90	
D		8.00 B.S.C		е	2.00 B.S.C			
D1	6.84	6.94	7.04	L	0.40	0.50	0.60	
D2	0.40	0.50	0.60					


Notes:

- (1) Dimension and tolerance conform to ASME Y14.5-2009.
- (2) All dimension are in millimeters.
- (3) Lead coplanarity shall be 0.1 millimeters max.
- (4) Complies with JEDEC MO-229.
- (5) Drawing is not to scale.
- (6) Dimensions do not include mold protrusion.
- (7) Package outline exclusive of metal burr dimensions.

Rev. 1.0 October 2025 www.aosmd.com Page 5 of 7



Tape and Reel Dimensions, DFN8x8



Rev. 1.0 October 2025 www.aosmd.com Page 6 of 7



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

which, (a) are intended for surgical implant into the body or device, or system whose failure to perform can be reasonably (b) support or sustain life, and (c) whose failure to perform expected to cause the failure of the life support device or when properly used in accordance with instructions for use system, or to affect its safety or effectiveness. provided in the labeling, can be reasonably expected to result in a significant injury of the user.

1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support,