

AONV140V70GA1

700V GaN Enhancement-mode

Power Transistor

RoHS

Features

- 700V GaN enhancement-mode transistor
- Normally-off design
- No Qrr (reverse recovery charge)
- Low Qg (gate charge), low Qoss (output charge)
- Integrated ESD protection

Applications

• PFC and PWM stages (LLC, FSFB, TTF) of Server, Telecom, Industrial, UPS, and Solar Inverters

Pin Configuration





Product Summary at T_J = 25°C

V _{DS, max}	700V
R _{DS(on), max} @ V _{GS} = 6V	140 mΩ
Q _{g, typ} @ V _{DS} = 400 V	3.5nC
I _{D, pulse}	38A
$Q_{oss} @ V_{DS} = 400 V$	33nC
Q _{rr} @ V _{DS} = 400 V	0nC



Pin Information

Gate	Drain	Kelvin Source	Source
4	5, 6, 7, 8	3	1, 2, 9

Ordering Information

Ordering Part Number	Package Type	Form	Shipping Quantity
AONV140V70GA1	DFN8x8	Tape and Reel	1500

Contact local sales office for full product datasheet.

Absolute Maximum Ratings

 $(T_1 = 25^{\circ}C, unless otherwise noted)$

Symbol		Parameter		
V _{DS, max}	Drain Source Voltage	V _{GS} =0V, T _J =-55°C to 150°C	700	
V _{DS, trans}	Drain Source Voltage Transient ⁽¹⁾	V _{GS} =0V	800	V
V _{DS, pulse}	pulse Drain Source Voltage Pulsed ⁽²⁾	T _C =25°C, total time < 10 hours	750	
[*] DS, pulse		T _C =125°C, total time < 1 hour	100	
I _D	Continuous Drain Current	T _C =25°C	17	
1	Pulsed Drain Current ⁽³⁾	$T_{C}=25^{\circ}C, V_{GS}=6V, t_{pulse}=10\mu s$	32	A
D, pulse		T _C =125°C, V _{GS} =6V, t _{pulse} =10μs	18	
V _{GS}	Gate Source Voltage, Continuous	T _J =-55°C to 150°C	-6 to 7	V



Absolute Maximum Ratings

 $(T_J = 25^{\circ}C, unless otherwise noted)$

V _{GS, pulse}	Gate Source Voltage, Pulsed	T _J =-55°C to 150°C, t _{pulse} =50ns, f = 100kHz, open drain	-20 to 10	V
P _{tot}	Power Dissipation ⁽⁴⁾	T _C =25°C	113	W
T _{J, stg}	Junction and Storage Temperature	-55 to 150	°C	

Thermal Characteristics

Symbol	Parameter	Тур	Мах	Note	Units
R _{eja}	Thermal Resistance Junction-to-Ambient ⁽⁵⁾	65			°C/W
R _{ejc}	Thermal Resistance Junction-to-Case	1.1	1.86		°C/W
T _{sold}	Maximum Reflow Soldering Temperature	260		MSL3	°C

Electrical Characteristics

 $(T_J = 25^{\circ}C, unless otherwise noted)$

Symbol	Parameter	Condition	s	Min	Тур	Max	Units
STATIC PA	RAMETERS						
V	Gate Threshold Voltage	$V_{\rm DS} = V_{\rm GS}$, 1	T _J =25°C	1.2	1.7	2.5	V
V _{GS(th)}	Gate Threshold Voltage	I _D =17.2mA	T _J =150°C		1.7		V
I	Drain-Source Leakage Current		T _J =25°C		0.6	25	μA
IDSS		V _{DS} =700 V, V _{GS} =0 V	T _J =150°C		7		μΛ
I _{GSS}	Gate-Source Leakage Current	V _{GS} =6 V, V _{DS} =0 V, T _j =	25°C		70		μA
R	Drain-Source On-State-Resistance		T _J =25°C		106	140	mΩ
R _{DS(on)}		$V_{GS}=6V, I_D=5A$	T _J =150°C		230		11132
R _G	Gate Resistance	f=5MHz, open drain			5		Ω
DYNAMIC						,	
C _{iss}	Input Capacitance				125		
C _{oss}	Output Capacitance	V _{GS} =0V, V _{DS} =400V, f=100kHz			41		pF
C _{rss}	Reverse Transfer Capacitance				0.4		
C _{o(er)}	Effective Output Capacitance Energy Related ⁽⁶⁾				59		pF
C _{o(tr)}	Effective Output Capacitance Time Related ⁽⁷⁾	V _{GS} =0V, V _{DS} =0 to 40	0 V		82		pi
Q _{oss}	Output Charge	$V_{GS} = 0 V, V_{DS} = 0 \text{ to } 40$	0V		33		nC
t _{d(on)}	Turn-On Delay Time				3		
t _{d(off)}	Turn-Off Delay Time	V _{DS} = 400 V; ID = 8 A;	L = 318 uH:		4		1
t _r	Rise Time	$V_{GS} = 6 V; Ron = 10 \Omega$			5		ns
t _f	Fall Time	-			4		
GATE CHA	RGE	1				,	
Q _g	Gate Charge				3,5		
Q _{gs}	Gate Source Charge	V_{GS} =0 to 6 V, V_{DS} =400 V, I_{D} =5A			0.3		nC
Q _{gd}	Gate Drain Charge				1.2		
V _{plat}	Gate Plateau Voltage	V _{DS} = 400 V, I _D = 5A			2.1		V
Plat						1	



Electrical Characteristics (Continued)

(T₁ = 25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
REVERSE	REVERSE CONDUCTION						
V _{SD}	Source-Drain Reverse Voltage	$V_{GS} = 0 V, I_{S} = 3.9A,$ $T_{J} = 25^{\circ}C$		2.4		V	
I _{S, pulse}	Reverse Pulsed Current	V _{GS} =6V, t _{pulse} =10µs			32	A	
Q _{rr}	Reverse Recovery Charge			0		nC	
t _{rr}	Reverse Recovery Time	V _R = 400 V, I _S = 3.9A, dv/dt = 1kA/ μs		0		ns	
I _{rrm}	Peak Reverse Recovery Current			0		Α	

Notes:

- 1. $V_{DS,transient}$ is intended for non-repetitive events, tpulse < 200 µs.
- 2. $V_{DS,pulse}$ is intended for repetitive pulse, t_{PULSE} < 100ns.
- 3. Limit was extracted from characterization test, not measured during production.
- 4. Power dissipation, and consequently max. current ratings are obtained using max. thermal resistance and max. temperature of 150 °C.
- 5. $\mathrm{R}_{\mathrm{thJA}}$ is determined with the device mounted on one square inch of cop-
- per pad, single layer 2oz copper on FR4 board. 6. $C_{O(er)}$ is the fixed capacitance that gives the same stored energy as C_{OSS} while VDS is rising from 0 to 400 V.
- 7. $C_{O(tr)}$ is the fixed capacitance that gives the same charging time as C_{OSS} while VDS is rising from 0 to 400 V.



Recommended PCB Footprint



SYMBOL	DIMENSION	SYMBOL	DIMENSION				
а	7.800	f	2.750				
Ь	2.000	g	7.500				
C	2.325	h	3.700				
d	0.525	i	1.400				
е	0.950	j	1.250				
Notes: (1)All dimension are in millimeters. (2)Drawing is not to scale.							



Package Dimensions, DFN8x8



Notes:

- 1. Dimension and tolerance conform to ASME Y14.5-2009.
- 2. All dimension are in millimeters.
- 3. Lead coplanarity shall be 0.1 millimeters max.
- 4. Complies with JEDEC MO-229.
- 5. Drawing is not to scale.
- 6. Dimensions do not include mold protrusion.
- 7. Package outline exclusive of metal burr dimensions.



Tape and Reel Dimensions, DFN8x8





Part Marking



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

which, (a) are intended for surgical implant into the body or device, or system whose failure to perform can be reasonably (b) support or sustain life, and (c) whose failure to perform expected to cause the failure of the life support device or when properly used in accordance with instructions for use system, or to affect its safety or effectiveness. provided in the labeling, can be reasonably expected to result in a significant injury of the user.

1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support,