

AOSE039V15GA1

150V GaN Enhancement-mode

Power Transistor

Features

- GaN-on-Silicon E-mode HEMT technology
- Industrial application
- Very low gate charge
- Ultra-low on resistance
- Very small footprint

Applications

- High frequency DC-DC converter
- Solar Systems optimizers and microinverters
- PD Charger and PSU Synchronous Rectification
- Telecom Power Supply
- Motor driver

Product Summary at $T_J = 25^{\circ}C$

V _{DS,} max	150 V
$R_{DS(on),}$ max @V _{GS} = 5V	3.9mΩ
Q _{g, typ} @V _{DS} = 75V	20nC
I _{D, pulse}	260 A
$Q_{OSS} @V_{DS} = 75V$	130nC



Pin Configuration





Top View

Pin	Pin Description	Pin Function
1, 2, 25	Gate	Driver Gate
3-7, 9, 11, 21, 23	Source	Source
8, 10, 12-20, 22, 24	Drain	Power Drain

Ordering Information

Ordering Part Number	Package Type	Form	Shipping Quantity
AOSE039V15GA1	En-FCQFN 4x6	Tape and Reel	1500

Contact local sales office for full product datasheet.



Absolute Maximum Ratings (T_J = 25°C, unless otherwise noted)

Symbol	Parameter	Мах	Units
V _{DS}	Drain-to-SourceVoltage (Continuous)	150	V
V _{DS(tr)}	Drain-to-SourceVoltage (up to 300,000 5ms pulse at 150°C)	180	V
1	Continuous Current ($T_A = 25^{\circ}C$)	100	Α
'D	Pulsed ($T_A = 25^{\circ}C$, $T_{Pulse} = 100\mu s$)	260	A
V _{GS}	Gate-to-SourceVoltage	6	V
	Gate-to-SourceVoltage	-4	V
Т	Operating Temperature	-40 to 150	°C
T _{STG}	Storage Temperature	-40 to 150	°C

Thermal Characteristics

Symbol	Parameter	Тур	Note	Units
R _{ejc}	Thermal Resistance Junction-to-Case	0.24	-	°C/W
R _{ejb}	Thermal Resistance Junction-to-Board	1.31	-	°C/W
R _{eja}	Thermal Resistance, Junction to Ambient ⁽¹⁾	56.63	-	°C/W
T _{sold}	Maximum Reflow Soldering Temperature	260	MSL3	°C

Note:

1. R_{BJA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.

Electrical Characteristics

 $(T_{J} = 25^{\circ}C, \text{ unless otherwise noted})$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Static Char	acteristics					
B _{VDSS}	Drain-to-Source Voltage	$V_{GS} = 0V, I_{D} = 500\mu A$	150	-	-	V
I _{DSS}	Drain Source Leakage	V _{GS} = 0V, V _{DS} = 150V	-	2	150	μA
	Gate-to-Source Forward Leakage	$V_{GS} = 5V$	-	2	100	μA
I _{GSS}	Gate-to-Source Forward Leakage	V _{GS} = 6V		6	100	
	Gate-to-Source Reverse Leakage	$V_{GS} = -4V$	-	0.1	100	μA
V _{GS(TH)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 12mA$	0.8	1.1	100	V
R _{DS(ON)}	Drain-Source On-state Resistance	V _{GS} = 5V, I _D = 30A	-	3.2	3.9	mΩ
V _{SD}	Source-Drain Forward Voltage	I _S = 0.5A, V _{GS} = 0V	-	1.5	-	V
Dynamic C	haracteristics					
CISS	Input Capacitance	V _{GS} = 0V, V _{DS} = 75V	-	2200	-	
C _{OSS}	Output Capacitance	V _{GS} = 0V, V _{DS} = 75V	-	900	-	
C _{RSS}	Reverse Transfer Capacitance	V _{GS} = 0V, V _{DS} = 75V	-	10.5	-	pF
C _{OSS(ER)}	Energy Related COSS	V_{GS} = 0V, V_{DS} = 0V to 75V	-	1300	-	1
C _{OSS(TR)}	Time Related COSS	V_{GS} = 0V, V_{DS} = 0V to 75V	-	1700	-]
R _G	Gate Resistance	f = 5 MHz, open drain	-	2	-	Ω
Q _G	Total Gate Charge	V _{GS} = 5V, V _{DS} = 75V, I _D = 30A	-	20	-	
Q _{GS}	Gate to Source Charge	V _{DS} = 75V, I _D = 30A	-	5	-	1
Q _{GD}	Gate to Drain Charge	V _{DS} = 75V, I _D = 30A	-	3.5	-	nC
Q _{G(TH)}	Gate Charge at Threshold	V _{DS} = 75V, I _D = 30A	-	3	-	1
Q _{OSS}	Output Charge	V _{GS} = 0V, V _{DS} = 75V	-	130	-	1



Recommended Land Pattern



Recommended Stencil Drawing



SYMBOL	MILLIMETER	NOTE
С	4.56	5X
D1	0.21	3X
E1	0.21	13X
G	0.5	10X
H1	0.5	13X
K	1.07	6X
L1	0.21	4X
R2	2.46	
Q2	1.46	
S	2.6	



Package Dimensions, QFN4x6-25L





Tape and Reel Dimensions, QFN4x6-25L



NOTES:

- 1. CARRIER TAPE COLOR: BLACK.
- 2. COVER TAPE WIDTH: 13.3±0.10.
- 3. COVER TAPE COLOR: TRANSPARENT.
- 4. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.20 MAX.
- 5. CAMBER NOT TO EXCEED 1MM IN 100MM.
- 6. MOLD# QFN/DFN/MIS6X4X0.75/0.85.
- 7. ALL DIMS IN MM.
- 8. BAN TO USE THE ENVIRONMENT-RELATED SUBSANCES OF JCET PRESCRIBING.



NOTES:

- 1. 2500 UNITS PER TRAY.
- 2. COLOR: WHITE.
- 3. ALL DIM IN mm.
- 4. GENERAL TOLERANCE±0.25.
- 5. BAN TO USE THE ENVIRONMENT-RELATED SUBSANCES OF JCET PRESCRIBING.
- 6. THE DERECTION OF VIEW:



Part Marking



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, which, (a) are intended for surgical implant into the body or device, or system whose failure to perform can be reasonably (b) support or sustain life, and (c) whose failure to perform expected to cause the failure of the life support device or when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

system, or to affect its safety or effectiveness.